RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-22 20:43:44 +02:00
Code Issues Projects Releases Wiki Activity
16,856 Commits 4 Branches 5 Tags 704 MiB
5816f1a302
Commit Graph

30 Commits

Author SHA1 Message Date
Chris Lattner
079b497982 Add a new prototype 
llvm-svn: 19332
 2005-01-07 07:48:33 +00:00
Chris Lattner
6781bb48eb Add -sse[,2,3] arguments to LLC 
llvm-svn: 16018
 2004-08-24 08:18:44 +00:00
Chris Lattner
3383506bcc Disable the pattern isel 
llvm-svn: 15787
 2004-08-15 23:02:17 +00:00
Chris Lattner
093d84c480 Remove some (LARGE) abandoned code for the release. If this is ever needed 
again in the future, it can be resurrected out of CVS

llvm-svn: 15112
 2004-07-22 21:30:35 +00:00
Jakub Staszak
06dc0add14 Tablgen files for really simple instruction selector 
llvm-svn: 12714
 2004-04-06 19:34:00 +00:00
Chris Lattner
c37577eb9f Clean up a lot of the code I added yesterday by exposing the IntrinsicLowering 
implementation from the TargetMachine directly.

llvm-svn: 10636
 2003-12-28 21:23:38 +00:00
Chris Lattner
1791047661 implement support for the intrinsic lowering functionality 
llvm-svn: 10629
 2003-12-28 09:47:19 +00:00
Alkis Evlogimenos
5ca15c8f5e Add a floating point killer pass. This pass runs before register 
allocaton on the X86 to add information to the machine code denoting
that our floating point stackifier cannot handle virtual point
register that are alive across basic blocks. This pass adds an
implicit def of all virtual floating point register at the end of each
basic block.

llvm-svn: 10446
 2003-12-13 05:36:22 +00:00
Chris Lattner
e9269b7cc5 Add an option to enable the SSA based peephole optimizer. 
Eventually this pass will provide substantially better code in the interim between when we
have a crappy isel and nice isel.  Unfortunately doing so requires fixing the backend to
actually SUPPORT all of the fancy addressing modes that we now generate, and writing a DCE
pass for machine code.  Each of these is a fairly substantial job, so this will remain disabled
for the immediate future.  :(

llvm-svn: 10276
 2003-12-01 05:18:30 +00:00
Brian Gaeke
d25f86d683 Put all LLVM code into the llvm namespace, as per bug 109. 
llvm-svn: 9903
 2003-11-11 22:41:34 +00:00
John Criswell
de34542f41 Added LLVM copyright header. 
llvm-svn: 9321
 2003-10-21 15:17:13 +00:00
Brian Gaeke
feb6f95e87 Factory methods for FunctionPasses now return type FunctionPass *. 
Correct one of the functions' comments.

llvm-svn: 7816
 2003-08-13 18:15:29 +00:00
Chris Lattner
3dc2860679 Add support for a pattern matching instruction selector. This is still in 
the early implementation phases, so it is disabled by default

llvm-svn: 7719
 2003-08-11 14:59:22 +00:00
Chris Lattner
8cca0ab42b Start using tablegen'd instruction enum list 
llvm-svn: 7542
 2003-08-03 21:57:05 +00:00
Chris Lattner
5969ff707d Switch over to tablegen generated header files 
llvm-svn: 7512
 2003-08-03 15:48:55 +00:00
Chris Lattner
40cc4c1392 Rename function to be more consistent with filename 
llvm-svn: 7352
 2003-07-26 23:49:58 +00:00
Brian Gaeke
5674309dc1 Printer.cpp: Ditch addRequired/getAnalysis, because they leave 
Printer::doFinalization() out in the cold.  Now we pass in a TargetMachine
  to Printer's constructor and get the TargetData from the TargetMachine.
 Don't pass TargetMachine or MRegisterInfo objects around in the Printer.
 Constify TargetData references.
X86.h: Update comment and prototype of createX86CodePrinterPass().
X86TargetMachine.cpp: Update callers of createX86CodePrinterPass().

llvm-svn: 7275
 2003-07-23 20:25:08 +00:00
Chris Lattner
92fba99afb Add namespace comments for doxygen 
llvm-svn: 6581
 2003-06-03 15:31:23 +00:00
Chris Lattner
b264e01cfe Move passes out to Passes.h 
llvm-svn: 5227
 2003-01-13 00:45:29 +00:00
Chris Lattner
2342bfb2f9 * Most pass ctor functions don't take TM arguments anymore 
* New createPrologEpilogCodeInserter() function

llvm-svn: 5181
 2002-12-28 20:26:16 +00:00
Chris Lattner
b833239d6b Try #2 to get alias set stuff to work 
llvm-svn: 5077
 2002-12-16 16:14:51 +00:00
Chris Lattner
fd065b6b1a Add info about register aliases, add prototype for createLocalRegisterAllocator 
llvm-svn: 5075
 2002-12-16 15:55:51 +00:00
Chris Lattner
566fb4c7b7 Rename createSimpleX86RegisterAllocator to createSimpleRegisterAllocator 
llvm-svn: 5071
 2002-12-16 14:38:13 +00:00
Chris Lattner
99e7784512 * Move information about Implicit Defs/Uses into X86InstrInfo.def. 
* Expose information about implicit defs/uses of register through the
  MachineInstrInfo.h file.

llvm-svn: 4877
 2002-12-03 05:42:53 +00:00
Chris Lattner
54bb9d64a3 Start to add more information to instr.def 
llvm-svn: 4741
 2002-11-18 05:37:11 +00:00
Chris Lattner
d3b57a0084 Convert backend to use passes, implement X86TargetMachine 
llvm-svn: 4421
 2002-10-29 22:37:54 +00:00
Chris Lattner
82479f668c Rename X86InstructionInfo to X86InstrInfo 
llvm-svn: 4413
 2002-10-29 21:05:24 +00:00
Chris Lattner
483afe2221 Be compatible with sparc backend 
llvm-svn: 4395
 2002-10-29 17:43:38 +00:00
Chris Lattner
152b53fc64 Initial stab at MachineInstr'ication 
llvm-svn: 4367
 2002-10-28 23:55:19 +00:00
Chris Lattner
d25a097994 Initial checkin of X86 backend. 
We can instruction select exactly one instruction 'ret void'.  Wow.

llvm-svn: 4284
 2002-10-25 22:55:53 +00:00