RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 19:52:54 +01:00
Code Issues Projects Releases Wiki Activity
45,651 Commits 4 Branches 5 Tags 704 MiB
6a9249765e
Commit Graph

45651 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Chris Lattner
aabd3eeeff canonicalize inttoptr and ptrtoint instructions which cast pointers 
to/from integer types that are not intptr_t to convert to intptr_t
then do an integer conversion to the dest type.  This exposes the
cast to the optimizer.

llvm-svn: 67638
 2009-03-24 18:35:40 +00:00
Dale Johannesen
17dddcd886 fix one more fp80 case (used only by Interpreter) 
and streamline code here a bit.

llvm-svn: 67636
 2009-03-24 18:16:17 +00:00
Chris Lattner
51a4134e1c two changes: 
1. Make instcombine always canonicalize trunc x to i1 into an icmp(x&1).  This 
   exposes the AND to other instcombine xforms and is more of what the code
   generator expects.
2. Rewrite the remaining trunc pattern match to use 'match', which 
   simplifies it a lot.
   

llvm-svn: 67635
 2009-03-24 18:15:30 +00:00
Dale Johannesen
68e30cdf59 Change JIT for different layout of fp80. 
llvm-svn: 67629
 2009-03-24 17:35:45 +00:00
Dan Gohman
edd5fa3721 Add a testcase for the scheduling heuristic introduced in r67586. 
llvm-svn: 67622
 2009-03-24 16:38:27 +00:00
Chris Lattner
135eeefe66 more tidying: name the components of PhysReg in the case when 
the target constraint specifies a specific physreg.

llvm-svn: 67618
 2009-03-24 15:27:37 +00:00
Chris Lattner
8793e812ef Tidy a bit more. 
llvm-svn: 67617
 2009-03-24 15:25:07 +00:00
Chris Lattner
a60dd19c3e simplify this code a bit now that "allocation to a vreg class" can never 
fail.

llvm-svn: 67616
 2009-03-24 15:22:11 +00:00
Dan Gohman
7a9e8cbf79 I was convinced that it's ok to allow a second i8 return value 
to be returned in DL. LLVM's multiple-return-value support is
not ABI-conforming; front-ends that wish to have code emitted
that conforms to an ABI are currently expected to make
arrangements for this on their own rather than assuming that
multiple-return-values will automatically do the right thing.
This commit doesn't fundamentally change this situation.

llvm-svn: 67588
 2009-03-24 01:04:34 +00:00
Dan Gohman
547cfc882e Minor compile-time optimization; don't bother checking 
canClobberPhysRegDefs if the successor node doesn't
clobber any physical registers.

llvm-svn: 67587
 2009-03-24 00:50:07 +00:00
Dan Gohman
e6d7478bc1 Add a pre-pass to the burr-list scheduler which makes adjustments to 
help out the register pressure reduction heuristics in the case of
nodes with multiple uses. Currently this uses very conservative
heuristics, so it doesn't have a broad impact, but in cases where it
does help it can make a big difference.

llvm-svn: 67586
 2009-03-24 00:49:12 +00:00
Evan Cheng
b3196f1298 Do not emit comments unless -asm-verbose. 
llvm-svn: 67580
 2009-03-24 00:17:40 +00:00
Dale Johannesen
0f8e2bcd98 Use a SmallPtrSet instead of std::set. 
llvm-svn: 67578
 2009-03-23 23:39:20 +00:00
Evan Cheng
702a8b4399 Fix a bug in spill weight computation. If the alias is a super-register, and the super-register is in the register class we are trying to allocate. Then add the weight to all sub-registers of the super-register even if they are not aliases. 
e.g. allocating for GR32, bh is not used, updating bl spill weight.                                                                                                        
     bl should get the same spill weight otherwise it will be choosen                                                                                              
     as a spill candidate since spilling bh doesn't make ebx available.
This fix PR2866.

llvm-svn: 67574
 2009-03-23 22:57:19 +00:00
Ted Kremenek
261cd6c4c3 Add sanity check in Clang TableGen backend to check if 'Component' is a string. 
llvm-svn: 67565
 2009-03-23 21:54:33 +00:00
Dale Johannesen
34123aba43 Fix internal representation of fp80 to be the 
same as a normal i80 {low64, high16} rather
than its own {high64, low16}.  A depressing number
of places know about this; I think I got them all.
Bitcode readers and writers convert back to the old
form to avoid breaking compatibility.

llvm-svn: 67562
 2009-03-23 21:16:53 +00:00
John Mosby
6813f07224 README.txt: test commit w/blank line appended 
llvm-svn: 67560
 2009-03-23 21:00:45 +00:00
Dan Gohman
60c652de57 When unfolding a load during scheduling, the new operator node has 
a data dependency on the load node, so it really needs a
data-dependence edge to the load node, even if the load previously
existed.

And add a few comments.

llvm-svn: 67554
 2009-03-23 20:20:43 +00:00
Evan Cheng
e09988f66b Update test for pr3864. 
llvm-svn: 67545
 2009-03-23 18:27:36 +00:00
Evan Cheng
7e4a6972d6 Fix PR3391 and PR3864. Reg allocator infinite looping. 
llvm-svn: 67544
 2009-03-23 18:24:37 +00:00
Dan Gohman
a6842708e6 Don't set SUnit::hasPhysRegDefs to true unless the defs are 
actually have uses, which reflects the way it's used.

llvm-svn: 67540
 2009-03-23 17:39:36 +00:00
Dan Gohman
b6b24c5fc1 Fix canClobberPhysRegDefs to check all SDNodes grouped together 
in an SUnit, instead of just the first one. This fix is needed
by some upcoming scheduler changes.

llvm-svn: 67531
 2009-03-23 16:23:01 +00:00
Dan Gohman
78a1698ac0 Add a new bit to SUnit to record whether a node has implicit physreg 
defs, regardless of whether they are actually used.

llvm-svn: 67528
 2009-03-23 16:10:52 +00:00
Dan Gohman
18daca0895 Now that errs() is properly non-buffered, there's no need to 
explicitly flush it.

llvm-svn: 67526
 2009-03-23 15:57:19 +00:00
Dan Gohman
b3e085e222 Clarify a comment. 
llvm-svn: 67525
 2009-03-23 15:54:02 +00:00
Dan Gohman
b10c534b89 LoopVR is not CFGOnly. 
llvm-svn: 67524
 2009-03-23 15:50:52 +00:00
Dan Gohman
9ef382068e Enhance LiveValues to work on PHI operands. 
llvm-svn: 67523
 2009-03-23 15:49:37 +00:00
Dan Gohman
5be4b3a1f4 Make getOperandNumForIncomingValue and getOperandNumForIncomingBlock 
static member functions, and add getIncomingValueNumForOperand
and getIncomingBlockNumForOperand, which are the respective
inverses.

llvm-svn: 67522
 2009-03-23 15:48:29 +00:00
Dan Gohman
e9cf3083d2 Correct some comments. Operand numbers start at 0. 
llvm-svn: 67518
 2009-03-23 15:40:10 +00:00
Evan Cheng
2ec94dd447 Model inline asm constraint which ties an input to an output register as machine operand TIED_TO constraint. This eliminated the need to pre-allocate registers for these. This also allows register allocator can eliminate the unneeded copies. 
llvm-svn: 67512
 2009-03-23 08:01:15 +00:00
Evan Cheng
4b11d96b62 Do not fold away subreg_to_reg if the source register has a sub-register index. That means the source register is taking a sub-register of a larger register. e.g. On x86 
%RAX<def> = ...
%RAX<def> = SUBREG_TO_REG 0, %EAX:3<kill>, 3
The first def is defining RAX, not EAX so the top bits were not zero-extended.

llvm-svn: 67511
 2009-03-23 07:19:58 +00:00
Chris Lattner
095a3938e4 fix a bug Alexei Svitkine pointed out. 
llvm-svn: 67510
 2009-03-23 06:46:20 +00:00
Chris Lattner
910f31715e When we restore signal handlers, restore them back to what they 
were when we came around, not to their default handler.  This 
should fix PR3848

llvm-svn: 67509
 2009-03-23 05:55:36 +00:00
Chris Lattner
429a82ad30 factorize signal registration, part of PR3848. 
llvm-svn: 67508
 2009-03-23 05:42:29 +00:00
Dan Gohman
745c0acc79 Fix a grammaro in a comment that Bill noticed. 
llvm-svn: 67507
 2009-03-23 05:02:44 +00:00
Chris Lattner
5e7dd59063 tt'ify. 
llvm-svn: 67505
 2009-03-23 04:53:34 +00:00
Chris Lattner
750312aa5e VC++ 6.0 is not future work :) 
Do not recommend llvm::OStream anymore.  Use raw_ostream or MemoryBuffer.

llvm-svn: 67504
 2009-03-23 04:52:53 +00:00
Dan Gohman
16b4a33039 Add comments explaining why there's only one register for 
i8 return values.

llvm-svn: 67502
 2009-03-23 04:28:24 +00:00
Evan Cheng
26bc5d6039 Missed this as part of r67451. 
llvm-svn: 67500
 2009-03-23 03:45:56 +00:00
Chris Lattner
9c7b21d369 Fix PR3860 by correcting a predicate. 
llvm-svn: 67473
 2009-03-22 19:22:53 +00:00
Duncan Sands
dca010d0d7 Add some explanations of how apint loads and stores 
work.

llvm-svn: 67471
 2009-03-22 11:33:16 +00:00
Bill Wendling
7299f4d1e4 Really should pass -dylib to the linker... 
llvm-svn: 67469
 2009-03-22 08:56:15 +00:00
Bill Wendling
ef7b77b91b A dylib should be built as a dylib and not a bundle. 
llvm-svn: 67468
 2009-03-22 08:28:45 +00:00
Chris Lattner
4fe63a51eb add method to access a template argument. 
llvm-svn: 67458
 2009-03-22 00:18:18 +00:00
Duncan Sands
3c115770e7 Factorize out a concept - no functionality change. 
llvm-svn: 67454
 2009-03-21 21:27:31 +00:00
Evan Cheng
76e1be357c Re-commit r67334 and r67349 with fix. 
llvm-svn: 67451
 2009-03-21 18:12:24 +00:00
Chris Lattner
38c6f460d2 add a fastpath to ConstantExpr::getBitCast to handle the case when an obviously 
unneeded bitcast is requested.  This is common for frontends who just unconditionally
cast even if the target is often the right type already.  THis prevents going into
getFoldedCast which switches on the opcode and does a bunch of other stuff before
doing the same opzn.

llvm-svn: 67435
 2009-03-21 06:55:54 +00:00
Chris Lattner
047b30aba8 add some inline methods for infix operators on sparse vectors, 
tidy some df iteration stuff, patch by John Mosby!

llvm-svn: 67428
 2009-03-21 05:40:09 +00:00
Bruno Cardoso Lopes
fb1cd21342 Removed AFGR32 register class 
Handle odd registers allocation in FGR32.

llvm-svn: 67422
 2009-03-21 00:05:07 +00:00
Bob Wilson
8aaf1c6085 Fix a few more indentation problems and an 80-column violation. 
llvm-svn: 67416
 2009-03-20 23:16:43 +00:00