RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-24 13:33:37 +02:00
Code Issues Projects Releases Wiki Activity
61,872 Commits 4 Branches 5 Tags 704 MiB
8022d8e885
Commit Graph

75 Commits

Author SHA1 Message Date
Dan Gohman
8022d8e885 Teach fast-isel to avoid loading a value from memory when it's already 
available in a register. This is pretty primitive, but it reduces the
number of instructions in common testcases by 4%.

llvm-svn: 107380
 2010-07-01 03:49:38 +00:00
Dan Gohman
823dff64cd Teach regular and fast isel to set dead flags on unused implicit defs 
on calls and similar instructions.

llvm-svn: 106353
 2010-06-18 23:28:01 +00:00
Stuart Hastings
bd7194d21c Add a DebugLoc parameter to TargetInstrInfo::InsertBranch(). This 
addresses a longstanding deficiency noted in many FIXMEs scattered
across all the targets.

This effectively moves the problem up one level, replacing eleven
FIXMEs in the targets with eight FIXMEs in CodeGen, plus one path
through FastISel where we actually supply a DebugLoc, fixing Radar
7421831.

llvm-svn: 106243
 2010-06-17 22:43:56 +00:00
Dan Gohman
03e407ed83 Add initial kill flag support to FastISel. 
llvm-svn: 103529
 2010-05-11 23:54:07 +00:00
Dan Gohman
180422793f Add an "IsBottomUp" member function to FastISel, which will be used to 
support a new bottom-up mode.

llvm-svn: 103138
 2010-05-05 23:58:35 +00:00
Dan Gohman
8bfd5f99b5 Factor out FastISel's code for materializing constants and other values 
in registers into a separate function to de-couple it from the
top-down-specific logic in getRegForValue.

llvm-svn: 102975
 2010-05-03 23:36:34 +00:00
Dan Gohman
6680b97d89 Move FastISel's HandlePHINodesInSuccessorBlocks call down into FastISel 
itself too.

llvm-svn: 102176
 2010-04-23 15:29:50 +00:00
Dan Gohman
d819e7fc95 Move HandlePHINodesInSuccessorBlocks functions out of SelectionDAGISel 
and into SelectionDAGBuilder and FastISel.

llvm-svn: 102123
 2010-04-22 20:46:50 +00:00
Dan Gohman
e8387b1250 Sink DebugLoc handling out of SelectionDAGISel into FastISel and 
SelectionDAGBuilder, where it doesn't have to be as complicated.

llvm-svn: 101848
 2010-04-20 00:48:35 +00:00
Dan Gohman
0e0b8cf9fd Add const qualifiers to CodeGen's use of LLVM IR constructs. 
llvm-svn: 101334
 2010-04-15 01:51:59 +00:00
Dan Gohman
c64d1d02a3 Factor out EH landing pad code into a separate function, and constify 
a bunch of stuff to support it.

llvm-svn: 101273
 2010-04-14 19:53:31 +00:00
Dan Gohman
9ed196804f Fix a missing #include. 
llvm-svn: 101270
 2010-04-14 18:57:18 +00:00
Dan Gohman
2d61a3f384 Refine #includes. 
llvm-svn: 101269
 2010-04-14 18:49:17 +00:00
Chris Lattner
1f68705ad9 trim some prototypes. 
llvm-svn: 100420
 2010-04-05 06:21:01 +00:00
Chris Lattner
6f3c3f60ce unthread MMI from FastISel 
llvm-svn: 100416
 2010-04-05 06:05:26 +00:00
Chris Lattner
1fda8b3a8b fastisel doesn't need DwarfWriter, remove some tendricles. 
llvm-svn: 100381
 2010-04-05 02:19:28 +00:00
Dan Gohman
9ef9e2c758 Don't use the ISD::NodeType enum for SDNode opcodes, as CodeGen 
uses several kinds of opcode values which are not declared within
that enum. This fixes PR5946.

llvm-svn: 92794
 2010-01-05 22:26:32 +00:00
Dan Gohman
c9454cd34f Make TargetSelectInstruction protected and called from FastISel.cpp 
instead of SelectionDAGISel.cpp.

llvm-svn: 90636
 2009-12-05 01:27:58 +00:00
Dan Gohman
1b6c3b40ec Fix a name in a comment. 
llvm-svn: 83306
 2009-10-05 15:23:17 +00:00
Dan Gohman
c24fb1af4f LLVM currently represents floating-point negation as -0.0 - x. Fix 
FastISel to recognize this pattern and emit a floating-point
negation using xor.

llvm-svn: 80963
 2009-09-03 22:53:57 +00:00
Owen Anderson
48f2f0ae72 Split EVT into MVT and EVT, the former representing _just_ a primitive type, while 
the latter is capable of representing either a primitive or an extended type.

llvm-svn: 78713
 2009-08-11 20:47:22 +00:00
Owen Anderson
b4bce99769 Rename MVT to EVT, in preparation for splitting SimpleValueType out into its own struct type. 
llvm-svn: 78610
 2009-08-10 22:56:29 +00:00
Owen Anderson
cc287b28c9 Get rid of the Pass+Context magic. 
llvm-svn: 76702
 2009-07-22 00:24:57 +00:00
Owen Anderson
393d8b0a0c Begin the painful process of tearing apart the rat'ss nest that is Constants.cpp and ConstantFold.cpp. 
This involves temporarily hard wiring some parts to use the global context.  This isn't ideal, but it's
the only way I could figure out to make this process vaguely incremental.

llvm-svn: 75445
 2009-07-13 04:09:18 +00:00
Devang Patel
e2b1c9a530 mv CodeGen/DebugLoc.h Support/DebugLoc.h 
llvm-svn: 73786
 2009-06-19 22:08:58 +00:00
Bill Wendling
9bca78046b Temporarily revert r72191. It was causing an assert during llvm-gcc 
bootstrapping.

llvm-svn: 72200
 2009-05-21 00:04:55 +00:00
Argyrios Kyrtzidis
c651293fa0 Introduce DebugScope which gets embedded into the machine instructions' DebugLoc. 
DebugScope refers to a debug region, function or block.

llvm-svn: 72191
 2009-05-20 22:57:17 +00:00
Devang Patel
d9a9d5bdbb If FastISel is run and it has known DebugLoc then use it. 
llvm-svn: 69253
 2009-04-16 01:33:10 +00:00
Chris Lattner
ed355b8551 optimize FastISel::UpdateValueMap to avoid duplicate map lookups, 
and make it return the assigned register.

llvm-svn: 68888
 2009-04-12 07:45:01 +00:00
Dan Gohman
790659c0d6 Fix FastISel's assumption that i1 values are always zero-extended 
by inserting explicit zero extensions where necessary. Included
is a testcase where SelectionDAG produces a virtual register
holding an i1 value which FastISel previously mistakenly assumed
to be zero-extended.

llvm-svn: 66941
 2009-03-13 20:42:20 +00:00
Bill Wendling
5b177df8e9 Create DebugLoc information in FastISel. Several temporary methods were 
created. Specifically, those BuildMIs which use
"DebugLoc::getUnknownLoc()". I'll remove them soon.

llvm-svn: 63584
 2009-02-03 00:55:04 +00:00
Evan Cheng
c971801ae1 Eliminate a couple of fields from TargetRegisterClass: SubRegClasses and SuperRegClasses. These are not necessary. Also eliminate getSubRegisterRegClass and getSuperRegisterRegClass. These are slow and their results can change if register file names change. Just use TargetLowering::getRegClassFor() to get the right TargetRegisterClass instead. 
llvm-svn: 62762
 2009-01-22 09:10:11 +00:00
Devang Patel
eed0505ed8 Use DebugInfo interface to lower dbg_* intrinsics. 
llvm-svn: 62127
 2009-01-13 00:35:13 +00:00
Dan Gohman
8271066844 Tidy up #includes, deleting a bunch of unnecessary #includes. 
llvm-svn: 61715
 2009-01-05 17:59:02 +00:00
Dan Gohman
14d4094968 Factor out the code for sign-extending/truncating gep indices 
and use it in x86 address mode folding. Also, make
getRegForValue return 0 for illegal types even if it has a
ValueMap for them, because Argument values are put in the
ValueMap. This fixes PR3181.

llvm-svn: 60696
 2008-12-08 07:57:47 +00:00
Dan Gohman
c070ffc493 FastISel support for exception-handling constructs. 
- Move the EH landing-pad code and adjust it so that it works
   with FastISel as well as with SDISel.
 - Add FastISel support for @llvm.eh.exception and
   @llvm.eh.selector.

llvm-svn: 57539
 2008-10-14 23:54:11 +00:00
Dan Gohman
5944450d5f Fix fast-isel's handling of atomic instructions. They may 
expand to multiple basic blocks, in which case fast-isel
needs to informed of which block to use as it resumes
inserting instructions.

llvm-svn: 57040
 2008-10-04 00:56:36 +00:00
Dan Gohman
e75d14f8b0 Optimize conditional branches in X86FastISel. This replaces 
sequences like this:
       sete    %al
       testb   %al, %al
       jne     LBB11_1
with this:
       je      LBB11_1

llvm-svn: 56969
 2008-10-02 22:15:21 +00:00
Dan Gohman
f78676d0b6 Fix FastISel to not initialize the PIC-base register multiple times 
in functions with PIC references from more than one basic block.

llvm-svn: 56807
 2008-09-29 21:55:50 +00:00
Dan Gohman
b63e6de501 FastISel support for debug info. 
llvm-svn: 56610
 2008-09-25 17:05:24 +00:00
Dan Gohman
01a070f9c7 Arrange for FastISel code to have access to the MachineModuleInfo 
object. This will be needed to support debug info.

llvm-svn: 56508
 2008-09-23 21:53:34 +00:00
Dan Gohman
3ccdde5eef Add X86FastISel support for static allocas, and refences 
to static allocas. As part of this change, refactor the
address mode code for laods and stores.

llvm-svn: 56066
 2008-09-10 20:11:02 +00:00
Evan Cheng
dc011a1b10 Fix a constant lowering bug. Now we can do load and store instructions with funky getelementptr embedded in the address operand. 
llvm-svn: 55975
 2008-09-09 01:26:59 +00:00
Owen Anderson
7866b1c4c3 Rename method. 
llvm-svn: 55853
 2008-09-05 20:49:33 +00:00
Dan Gohman
525caf83e5 FastISel support for ConstantExprs. 
llvm-svn: 55843
 2008-09-05 18:18:20 +00:00
Owen Anderson
6d5b72d45a Add initial support for selecting constant materializations that require constant 
pool loads on X86 in fast isel.  This isn't actually used yet.

llvm-svn: 55814
 2008-09-05 00:06:23 +00:00
Dan Gohman
18f659d804 Do trivial local CSE for constants and other non-Instruction values 
in FastISel.

llvm-svn: 55748
 2008-09-03 23:32:19 +00:00
Dan Gohman
18cc2a26df Create HandlePHINodesInSuccessorBlocksFast, a version of 
HandlePHINodesInSuccessorBlocks that works FastISel-style. This
allows PHI nodes to be updated correctly while using FastISel.

This also involves some code reorganization; ValueMap and
MBBMap are now members of the FastISel class, so they needn't
be passed around explicitly anymore. Also, SelectInstructions
is changed to SelectInstruction, and only does one instruction
at a time.

llvm-svn: 55746
 2008-09-03 23:12:08 +00:00
Evan Cheng
0c40be80aa Make UpdateValueMap, createResultReg, etc. protected instead of private so they can used by target hooks. 
llvm-svn: 55691
 2008-09-03 06:43:10 +00:00
Owen Anderson
6c8f04643e Fix an issue where a use might be selected before a def, and then we didn't respect the pre-chosen vreg 
assignment when selecting the def.  This is the naive solution to the problem: insert a copy to the pre-chosen
vreg.  Other solutions might be preferable, such as:
  1) Passing the dest reg into FastEmit_.  However, this would require the higher level code to know about reg classes, which they don't currently.
  2) Selecting blocks in reverse postorder.  This has some compile time cost for computing the order, and we'd need to measure its impact.

llvm-svn: 55555
 2008-08-30 00:38:46 +00:00