RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-21 03:53:04 +02:00
Code Issues Projects Releases Wiki Activity
40,326 Commits 4 Branches 5 Tags 704 MiB
9181910033
Commit Graph

8664 Commits

Author SHA1 Message Date
Bruno Cardoso Lopes
9181910033 Added pattern for floating point zero immediate (avoiding a constant pool 
access).
Added pattern to match bitconvert node.
Fixed MTC1 asm string bug.

llvm-svn: 54229
 2008-07-30 19:00:31 +00:00
Dan Gohman
efb5d2ce6e Reapply r54147 with a constraint to only use the 8-bit 
subreg form on x86-64, to avoid the problem with x86-32
having GPRs that don't have 8-bit subregs.

Also, change several 16-bit instructions to use 
equivalent 32-bit instructions. These have a smaller
encoding and avoid partial-register updates.

llvm-svn: 54223
 2008-07-30 18:09:17 +00:00
Bruno Cardoso Lopes
df5916fff6 Fixed bug in global address lowering for functions and in Brcond lowering 
llvm-svn: 54215
 2008-07-30 17:06:13 +00:00
Bruno Cardoso Lopes
e130052d1d Removed small section flag for mips, the assembler doesnt support this flag 
llvm-svn: 54214
 2008-07-30 17:04:04 +00:00
Bruno Cardoso Lopes
f2a6400d3e Added new features to represent specific instructions groups 
llvm-svn: 54213
 2008-07-30 17:01:06 +00:00
Bruno Cardoso Lopes
53fdaf7763 Instruction definition cleanup 
llvm-svn: 54212
 2008-07-30 16:58:59 +00:00
Bruno Cardoso Lopes
2188281cd4 Changed some methods order. 
llvm-svn: 54169
 2008-07-29 19:29:50 +00:00
Nate Begeman
f76a814673 Fix broken CellSPU lowering, re-instate braces in Legalize 
llvm-svn: 54168
 2008-07-29 19:07:27 +00:00
Bruno Cardoso Lopes
9d91fab260 Added floating point lowering for select. 
llvm-svn: 54167
 2008-07-29 19:05:28 +00:00
Dan Gohman
ebe629a4b2 Revert 54147. 
llvm-svn: 54148
 2008-07-29 01:02:18 +00:00
Dan Gohman
1816900fd1 Add x86 isel patterns to match what would be a ZERO_EXTEND_INREG operation, 
which is represented in codegen as an 'and' operation. This matches them
with movz instructions, instead of leaving them to be matched by and
instructions with an immediate field.

llvm-svn: 54147
 2008-07-28 22:18:25 +00:00
Bruno Cardoso Lopes
4223351620 Disable gp_rel relocation for constant pools access for now. 
llvm-svn: 54142
 2008-07-28 19:26:25 +00:00
Duncan Sands
3df25c8758 Since build_vector is a variadic node, the number 
of operands should be -1 not 0.

llvm-svn: 54141
 2008-07-28 19:17:21 +00:00
Bruno Cardoso Lopes
67af9a72f4 Added floating point lowering for setcc and brcond. 
Fixed COMM asm directive usage.
ConstantPool using custom FourByteConstantSection.

llvm-svn: 54139
 2008-07-28 19:11:24 +00:00
Bill Wendling
86c1243f5e Remove <iostream> include. 
llvm-svn: 54131
 2008-07-27 23:18:30 +00:00
Dan Gohman
9742f7772d Rename SDOperand to SDValue. 
llvm-svn: 54128
 2008-07-27 21:46:04 +00:00
Dan Gohman
47c5cdbc34 Tidy SDNode::use_iterator, and complete the transition to have it 
parallel its analogue, Value::value_use_iterator. The operator* method
now returns the user, rather than the use.

llvm-svn: 54127
 2008-07-27 20:43:25 +00:00
Nate Begeman
5523d40e4b Disable mov{L, LP, HP, HLP, *DUP} shuffles for mmx 
mmx needs its own fancy shuffle logic based on unpack; for now we get correct but awful code.

Also commit Mon Ping's VSETCC patch

llvm-svn: 54039
 2008-07-25 19:05:58 +00:00
Nate Begeman
730880eec2 Fit in 80 cols 
llvm-svn: 54029
 2008-07-25 17:34:41 +00:00
Nate Begeman
73efed7a4c Remove dead PatLeaf; there are a number of issues around MMX movl that need to be fixed. 
llvm-svn: 54026
 2008-07-25 17:25:04 +00:00
Evan Cheng
d4eb684258 Teach ARM isLegalAddressingMode to handle unknown type without crashing. This fixes pr2589. 
llvm-svn: 54004
 2008-07-25 00:55:17 +00:00
Dan Gohman
41eaf577d6 Avoid emitting casts in static initializer contexts. This fixes 
large numbers of CBE regressions caused by r53958.

llvm-svn: 53990
 2008-07-24 17:57:48 +00:00
Evan Cheng
9c8cac5fd7 Fix a catastrophic PPC64 ABI bug: i32 operands which are passed in memory (all of the parameter registers are used) are loaded from sp offsets that were off by 4. 
llvm-svn: 53979
 2008-07-24 08:17:07 +00:00
Dan Gohman
8d04607133 Use C99 aggregate literal syntax for first-class struct and array values. 
This fixes several recent CBE regressions.

llvm-svn: 53958
 2008-07-23 18:41:03 +00:00
Bruno Cardoso Lopes
3b775c0d28 Minor fixes. 
Added ConstantPool support.

llvm-svn: 53951
 2008-07-23 16:01:50 +00:00
Dan Gohman
6564581be0 Enable first-class aggregates support. 
Remove the GetResultInst instruction. It is still accepted in LLVM assembly
and bitcode, where it is now auto-upgraded to ExtractValueInst. Also, remove
support for return instructions with multiple values. These are auto-upgraded
to use InsertValueInst instructions.

The IRBuilder still accepts multiple-value returns, and auto-upgrades them
to InsertValueInst instructions.

llvm-svn: 53941
 2008-07-23 00:34:11 +00:00
Evan Cheng
20c9cdbe69 Fix PR2485: do all 4-element SSE shuffles in max. of 2 shuffle instructions. 
Based on patch by Nicolas Capens.

llvm-svn: 53939
 2008-07-23 00:22:17 +00:00
Evan Cheng
ff0bd19937 Factor out SSE 4 wide shuffle lowering code into its own function. No functionality changes. 
llvm-svn: 53933
 2008-07-22 21:13:36 +00:00
Evan Cheng
901d469e05 Fix PR2574: implement v2f32 scalar_to_vector. 
llvm-svn: 53927
 2008-07-22 18:39:19 +00:00
Anton Korobeynikov
af50b3159f Provide default implementation of different small-sections related stuff 
llvm-svn: 53920
 2008-07-22 17:09:59 +00:00
Anton Korobeynikov
090eca95ab Tie small stuff to non-small by default on ELF platforms 
llvm-svn: 53919
 2008-07-22 17:09:41 +00:00
Bruno Cardoso Lopes
a4a3546fec simplified small section logic 
llvm-svn: 53912
 2008-07-22 16:24:21 +00:00
Anton Korobeynikov
f13fbd6879 Fix encoding of atomic compare and swap for i64 
llvm-svn: 53911
 2008-07-22 16:22:48 +00:00
Bruno Cardoso Lopes
1253b2ac48 Added small section asm emition logic for mips. 
Fixed small bug.

llvm-svn: 53908
 2008-07-22 15:34:27 +00:00
Bruno Cardoso Lopes
96ab649026 Basic support for small sections 
llvm-svn: 53907
 2008-07-22 15:26:53 +00:00
Bill Wendling
5e6c729e8b Remove another tab. 
llvm-svn: 53904
 2008-07-22 08:54:38 +00:00
Bill Wendling
1b355889f6 More tab removals. 
llvm-svn: 53903
 2008-07-22 08:50:44 +00:00
Dan Gohman
184839a58d Fix a typo in a comment. 
llvm-svn: 53894
 2008-07-22 00:52:04 +00:00
Evan Cheng
a2bb31372d Eliminate a compilation warning. 
llvm-svn: 53873
 2008-07-21 20:02:45 +00:00
Dan Gohman
b91bef08a7 Add titles to the various SelectionDAG viewGraph calls 
that include useful information like the name of the
block being viewed and the current phase of compilation.

llvm-svn: 53872
 2008-07-21 20:00:07 +00:00
Bruno Cardoso Lopes
e6a9345187 Added initial support for small sections on Mips. 
Added gp_rel relocations to support addressing small section contents.
Added command line to specify small section threshold in bytes.

llvm-svn: 53869
 2008-07-21 18:52:34 +00:00
Anton Korobeynikov
78bab0e7f2 Use better variable names 
llvm-svn: 53859
 2008-07-21 18:29:23 +00:00
Anton Korobeynikov
3d4c55bb7a Don't use larger alignment. 
llvm-svn: 53857
 2008-07-21 18:25:17 +00:00
Duncan Sands
6e31474e71 Add VerifyNode, a place to put sanity checks on 
generic SDNode's (nodes with their own constructors
should do sanity checking in the constructor).  Add
sanity checks for BUILD_VECTOR and fix all the places
that were producing bogus BUILD_VECTORs, as found by
"make check".  My favorite is the BUILD_VECTOR with
only two operands that was being used to build a
vector with four elements!

llvm-svn: 53850
 2008-07-21 10:20:31 +00:00
Evan Cheng
ffd51ccf6b Use movaps instead of movups to spill 16-byte vector values when default alignment is >= 16. This fixes some massive performance regressions. 
llvm-svn: 53844
 2008-07-21 06:34:17 +00:00
Bill Wendling
98b6e63176 Fix for first part of PR2562. Generate the "pinsrw" instruction for inserts 
into v4i16 vectors.

llvm-svn: 53807
 2008-07-20 02:32:23 +00:00
Anton Korobeynikov
b49440f266 Unbreak build: 'DarwinTargetAsmInfo' was already taken as PPC TAI flavour. 
llvm-svn: 53801
 2008-07-19 21:44:57 +00:00
Duncan Sands
ad24fa3ff4 Make sure custom lowering for LegalizeTypes 
returns a node with the right number of
return values.  This fixes codegen of
Generic/cast-fp.ll, Generic/fp_to_int.ll
and PowerPC/multiple-return-values.ll
when using -march=ppc32 -mattr=+64bit.

llvm-svn: 53794
 2008-07-19 16:26:02 +00:00
Anton Korobeynikov
cab6b6d44d Use chars, where possible 
llvm-svn: 53791
 2008-07-19 13:16:32 +00:00
Anton Korobeynikov
099f340556 Switch MIPS to new ELFTargetAsmInfo. Add few FIXMEs. 
llvm-svn: 53790
 2008-07-19 13:16:11 +00:00