RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 11:42:57 +01:00
Code Issues Projects Releases Wiki Activity
76,108 Commits 4 Branches 5 Tags 704 MiB
9acce6aa64
Commit Graph

76108 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Justin Holewinski
9acce6aa64 PTX: fixup test cases for register changes 
llvm-svn: 140311
 2011-09-22 16:45:51 +00:00
Justin Holewinski
a43c9dc50c PTX: Remove physical register defs 
llvm-svn: 140310
 2011-09-22 16:45:48 +00:00
Justin Holewinski
04f4046d9f PTX: Use .param space for device function return values on SM 2.0+, and attempt 
to fix up parameter passing on SM < 2.0

llvm-svn: 140309
 2011-09-22 16:45:46 +00:00
Justin Holewinski
987b8f7a69 PTX: Fix style issues 
llvm-svn: 140308
 2011-09-22 16:45:43 +00:00
Justin Holewinski
815227205d PTX: Fixup codegen to handle emission of virtual registers. 
llvm-svn: 140307
 2011-09-22 16:45:40 +00:00
Justin Holewinski
1dd4cf37f8 PTX: Customize codegen passes in backend 
llvm-svn: 140306
 2011-09-22 16:45:37 +00:00
Justin Holewinski
fee8e64e4d PTX: Add new PTX-specific register allocator that keeps virtual registers 
instead of allocating physical registers.

This is part of a work-in-progress overhaul of the PTX register allocation scheme.

llvm-svn: 140305
 2011-09-22 16:45:33 +00:00
Garrison Venn
f623ea5484 Converted Exception demo over to using new 3.0 landingpad instruction. This 
was compiled and tested on OS X 10.7.1. It was not tested on LINUX. In 
addition the defined OLD_EXC_SYSTEM was not tested with this version.

llvm-svn: 140303
 2011-09-22 15:45:14 +00:00
Garrison Venn
cce0f439c0 This is a hack to get the demo working with the new 3.0 exception 
infrastructure. As this makes the demo no longer a demo, and especially not a 
demo on how to use the llvm exception mechanism, this hack will shortly be 
changed to use the new 3.0 exception infrastructure. However for the time being 
this demo is an example on how to use the AutoUpgrade 
UpgradeExceptionHandling(...) function on < 3.0 exception handling code.                          

llvm-svn: 140301
 2011-09-22 14:07:50 +00:00
Craig Topper
95f048d1ff Fix register printing in disassembling of push/pop of segment registers and in/out in Intel syntax mode. Fixes PR10960 
llvm-svn: 140299
 2011-09-22 07:01:50 +00:00
Akira Hatanaka
12218a1192 Add definition of 64-bit floating registers used for Mips64. 
llvm-svn: 140297
 2011-09-22 03:48:47 +00:00
Benjamin Kramer
978ef840ac The SSE version differences for fmin/fmax are more involved than I thought. 
- x87: no min or max.
- SSE1: min/max for single precision scalars and vectors.
- SSE2: min/max for single and double precision scalars and vectors.
- AVX: as SSE2, but also supports the wider ymm vectors. (this is covered by the isTypeLegal check)

llvm-svn: 140296
 2011-09-22 03:27:22 +00:00
Akira Hatanaka
d34925f313 Add enums and functions for symbols Mips64 uses. 
llvm-svn: 140295
 2011-09-22 03:09:07 +00:00
Benjamin Kramer
5844bacf0a X86: Don't form min/max nodes if the target is missing SSE. 
llvm-svn: 140294
 2011-09-22 03:01:42 +00:00
Akira Hatanaka
65c0724c19 Mips64 aligns stack on 16-byte boundary. 
llvm-svn: 140292
 2011-09-22 02:53:37 +00:00
Akira Hatanaka
60cd2b0c2f Remove unnecessary condition check. 
llvm-svn: 140291
 2011-09-22 02:41:29 +00:00
Owen Anderson
22ab29756b Turns out that Thumb2 ADR doesn't need special printing like LDR does. Fix other test failures I caused. 
llvm-svn: 140284
 2011-09-21 23:53:44 +00:00
Owen Anderson
7b134fe54c Print out immediate offset versions of PC-relative load/store instructions as [pc, #123] rather than simply #123. 
llvm-svn: 140283
 2011-09-21 23:44:46 +00:00
Devang Patel
5d43ab8434 Do not unnecessarily use AT_specification DIE because it does not add any value. 
Few weeks ago, llvm completely inverted the debug info graph. Earlier each debug info node used to keep track of its compile unit, now compile unit keeps track of important nodes. One impact of this change is that the global variable's do not have any context, which should be checked before deciding to use AT_specification DIE.

llvm-svn: 140282
 2011-09-21 23:41:11 +00:00
Galina Kistanova
5d64adbe43 Fix for DbgInfoPrinter.cpp:174:12: warning: ‘LineNo’ may be used uninitialized in this function. 
llvm-svn: 140281
 2011-09-21 23:34:23 +00:00
Bill Wendling
97f5bfd1a3 The last verification check for the new EH model. 
This makes sure that the unwind destination of an invoke is a landing pad.

llvm-svn: 140280
 2011-09-21 22:57:02 +00:00
Benjamin Kramer
e106715386 llvm-objdump: Detach symbol listing from section enumeration for mach-o. 
This reduces memory usage as we don't add the same symbol multiple times anymore.

llvm-svn: 140278
 2011-09-21 22:16:43 +00:00
Bill Wendling
1038de0df8 Attempt to update the shadow stack GC pass to the new EH model. 
This inserts a cleanup landingpad instruction and a resume to mimic the old
unwind instruction.

llvm-svn: 140277
 2011-09-21 22:14:28 +00:00
Benjamin Kramer
8b12bfc4ec X86Disassembler: if verbose logging is going to nulls(), disable logging completely. 
Otherwise we'll spend a ridiculous amount of time pretty printing debug output and then discarding it.

llvm-svn: 140276
 2011-09-21 21:47:35 +00:00
Jim Grosbach
74679928e9 Tidy up. Whitepsace. 
llvm-svn: 140275
 2011-09-21 21:36:53 +00:00
Wesley Peck
10002dcc07 Fix some simple copy-paste errors in MBlaze ASM Parser and Makefile. 
patch contributed by Jia Liu!

llvm-svn: 140273
 2011-09-21 19:23:46 +00:00
Benjamin Kramer
abc83415a1 llvm-objdump: Take the data from the right object when there's no dSYM around. 
llvm-svn: 140269
 2011-09-21 18:18:53 +00:00
Owen Anderson
220db2953c These do not need to be conditional on the presence of CommentStream, as they have a fallback path now. 
llvm-svn: 140267
 2011-09-21 17:58:45 +00:00
Akira Hatanaka
0c87291a10 Remove +. 
llvm-svn: 140266
 2011-09-21 17:43:48 +00:00
Akira Hatanaka
d987b12b57 Re-enable some of the disabled tests. Use FileCheck instead of grep to check 
output.

llvm-svn: 140263
 2011-09-21 17:36:30 +00:00
Akira Hatanaka
8c3fbb9a71 Undo a change made in r140254. 
MipsArchVersion needs to be initialized to Mips32.

llvm-svn: 140261
 2011-09-21 17:31:45 +00:00
Benjamin Kramer
ff31737153 DWARF: avoid unnecessary map lookups. 
llvm-svn: 140260
 2011-09-21 17:31:42 +00:00
Nadav Rotem
71bd67ac2e fix comment 
llvm-svn: 140258
 2011-09-21 17:14:40 +00:00
Nadav Rotem
50430e8160 add another testcase for pr10902 
llvm-svn: 140257
 2011-09-21 17:13:40 +00:00
Akira Hatanaka
c9f510b4e9 MipsArchVersion does not need to be in the initialization list and MipsABI 
should be initialized to UnknownABI.

llvm-svn: 140254
 2011-09-21 16:41:43 +00:00
Nadav Rotem
af5643de3c [VECTOR-SELECT] Address one of the bugs in pr10902. 
Vector SetCC result types need to be type-legalized.
This code worked before because scalar result types are known to be legal.

llvm-svn: 140249
 2011-09-21 14:34:38 +00:00
Nadav Rotem
8fc9d777a3 Insert a sanity check on the combining of x86 truncing-store nodes. This comes to replace the problematic check that was removed in r139995. 
llvm-svn: 140246
 2011-09-21 08:45:10 +00:00
Benjamin Kramer
e55a93f3a1 llvm-objdump: Fix use after free. 
llvm-svn: 140237
 2011-09-21 04:01:19 +00:00
David Meyer
6c05331aed Test commit 
llvm-svn: 140235
 2011-09-21 03:34:31 +00:00
Richard Trieu
a675de9fac Change: 
assert(!"error message");

To:

  assert(0 && "error message");

which is more consistant across the code base.

llvm-svn: 140234
 2011-09-21 03:09:09 +00:00
Akira Hatanaka
88ce0f7440 Add a base class for Mips TargetMachines and add Mips64 TargetMachines. 
llvm-svn: 140233
 2011-09-21 03:00:58 +00:00
Akira Hatanaka
a936c212fa Set ABI if it hasn't been set on the command line. 
Check if architecture & ABI combination is valid.

llvm-svn: 140230
 2011-09-21 02:45:29 +00:00
Akira Hatanaka
31b9daf57e Fix typo. 
llvm-svn: 140229
 2011-09-21 02:24:25 +00:00
Andrew Trick
c94573ded6 Lower ARM adds/subs to add/sub after adding optional CPSR operand. 
This is still a hack until we can teach tblgen to generate the
optional CPSR operand rather than an implicit CPSR def. But the
strangeness is now limited to the selection DAG. ADD/SUB MI's no
longer have implicit CPSR defs, nor do we allow flag setting variants
of these opcodes in machine code. There are several corner cases to
consider, and getting one wrong would previously lead to nasty
miscompilation. It's not the first time I've debugged one, so this
time I added enough verification to ensure it won't happen again.

llvm-svn: 140228
 2011-09-21 02:20:46 +00:00
Andrew Trick
5b514628ed whitespace 
llvm-svn: 140227
 2011-09-21 02:17:37 +00:00
Benjamin Kramer
703be6434e llvm-objdump: Output line info next to the disassembly if available. 
MachO-only at the moment, sorry.

Usage:
$ llvm-objdump -d -m -g -dsym=a.out.dSYM/Contents/Resources/DWARF/a.out a.out
_main:
100000e90:	55	pushq %rbp	## test.c:11:3
…

llvm-svn: 140224
 2011-09-21 01:13:19 +00:00
Benjamin Kramer
1622dddba3 DebugInfo: Add equality operators and default constructor to DILineInfo. 
llvm-svn: 140223
 2011-09-21 01:13:16 +00:00
Eric Christopher
2bb395fedf Remove the rest of the compiler checking from the top level configure 
script. Only the testsuite project needs to know this information.

llvm-svn: 140220
 2011-09-21 00:53:42 +00:00
Owen Anderson
fbec62c99e In the disassembler C API, be careful not to confuse the comment streamer that the disassembler outputs annotations on with the streamer that the InstPrinter will print them on. 
llvm-svn: 140217
 2011-09-21 00:25:23 +00:00
Eric Christopher
9b721ff19e Remove llvm-gcc and various compiler handling from llvm. It's not needed 
here anymore and has been migrated to the test-suite project.

llvm-svn: 140216
 2011-09-20 23:58:15 +00:00