RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 03:33:20 +01:00
Code Issues Projects Releases Wiki Activity
48,623 Commits 4 Branches 5 Tags 704 MiB
ab90a05ff3
Commit Graph

10660 Commits

Author SHA1 Message Date
Chris Lattner
c4e0e9c987 convert some late code (called by regalloc and code emission) 
to use isGlobalStubReference instead of GVRequiresExtraLoad
(which should really be part of isel).

llvm-svn: 75234
 2009-07-10 06:07:08 +00:00
Chris Lattner
a607a9c046 add a new predicate method that says whether a GlobalValue 
MachineOperand is a reference to a stub, not a reference to the
global variable itself.  Look no context needed!

llvm-svn: 75233
 2009-07-10 06:06:17 +00:00
Chris Lattner
41fccd30b7 GVRequiresExtraLoad is now never used for calls, simplify it based on this. 
llvm-svn: 75232
 2009-07-10 05:52:02 +00:00
Chris Lattner
832a724072 actually, just eliminate PCRelGVRequiresExtraLoad. It makes the code 
more complex and slow than just directly testing what we care about.

llvm-svn: 75231
 2009-07-10 05:48:03 +00:00
Chris Lattner
2161376696 There is only one case where GVRequiresExtraLoad returns true for calls: 
split its handling out to PCRelGVRequiresExtraLoad, and simplify code
based on this.

llvm-svn: 75230
 2009-07-10 05:45:15 +00:00
Chris Lattner
2e5e403f53 the "isDirectCall" operand of GVRequiresRegister is always false, eliminate it. 
llvm-svn: 75229
 2009-07-10 05:37:11 +00:00
Chris Lattner
faa8001b62 split call handling out of X86SelectAddress into X86SelectCallAddress 
llvm-svn: 75228
 2009-07-10 05:33:42 +00:00
Chris Lattner
fb8ee5d85a convert a helper method to be a static function instead of a 
template.  Also convert it to take a MachineOperand instead of a GV*

llvm-svn: 75227
 2009-07-10 05:27:43 +00:00
Evan Cheng
6e276f4376 More info about Thumb1 predication support. 
llvm-svn: 75220
 2009-07-10 02:10:17 +00:00
Evan Cheng
74f5327e53 We don't need separate thumb1 instructions tADDSi3 etc. for addc and subc. The "normal" version always modify condition register CPSR so we should just use def : pat to match to the same instructions. 
llvm-svn: 75219
 2009-07-10 02:09:04 +00:00
Evan Cheng
24f2aefc87 Add a thumb2 pass to insert IT blocks. 
llvm-svn: 75218
 2009-07-10 01:54:42 +00:00
Evan Cheng
4d2678d1ff Move isPredicated from .cpp to .h 
llvm-svn: 75217
 2009-07-10 01:38:27 +00:00
Evan Cheng
5bdb67db63 80 col violation. 
llvm-svn: 75212
 2009-07-10 00:45:16 +00:00
Evan Cheng
4249ad4c00 Remove a bogus assertion. 
llvm-svn: 75206
 2009-07-10 00:23:48 +00:00
Bob Wilson
3309c912fb Replace TM.getRegisterInfo() calls by TRI instance variable. 
Use getAsmName() method instead of accessing AsmName field directly.

llvm-svn: 75205
 2009-07-10 00:14:05 +00:00
Bob Wilson
f5f52fa9d6 Handle 'a' modifier on inline assembly operands. 
This is part of the fix for pr4521.

llvm-svn: 75201
 2009-07-09 23:54:51 +00:00
Evan Cheng
1b15e9611e Added Thumb IT instruction. 
llvm-svn: 75198
 2009-07-09 23:43:36 +00:00
Evan Cheng
0d509459ff Another todo entry. 
llvm-svn: 75192
 2009-07-09 23:17:28 +00:00
Evan Cheng
5bde39cb50 Initial support for load / store multiple opt pass Thumb2 support (post-allocation only). It's kind of there, but not quite. I'll return to this later. 
llvm-svn: 75190
 2009-07-09 23:11:34 +00:00
Evan Cheng
57a4e81f3f Fix ldm / stm unified syntax; add t2LDM_RET. 
llvm-svn: 75188
 2009-07-09 22:58:39 +00:00
Evan Cheng
09e7791563 LDM_RET should be marked mayLoad. 
llvm-svn: 75187
 2009-07-09 22:57:41 +00:00
Bill Wendling
4b9c615e09 If -fomit-frame-pointer is used, we still need to record when the %esp register 
is modified. Otherwise, the unwinder will get confused. The old code (before I
started my hacking) did this. It dropped on the floor, because I wasn't aware of
this requirement.

On the plus side, if we use "alloca" in a function, we create frame pointers
even with -fomit-frame-pointer is enabled!

This is a Good Thing(tm)!!!

llvm-svn: 75183
 2009-07-09 22:30:02 +00:00
Evan Cheng
3b7c3fafab Fix ldrd / strd address mode matching code. It allows for +/- 8 bit offset. Also change the printer to make the scale 4 explicit. 
Note, we are not yet generating these instructions.

llvm-svn: 75181
 2009-07-09 22:21:59 +00:00
Evan Cheng
7f8e728a54 Add a Thumb readme entry. 
llvm-svn: 75173
 2009-07-09 20:50:52 +00:00
Evan Cheng
e08efed97a Correct comment. 
llvm-svn: 75172
 2009-07-09 20:40:44 +00:00
Richard Pennington
6cfce9d61d bug 4524: Add MSP430 to the cmake build. 
llvm-svn: 75170
 2009-07-09 20:27:09 +00:00
Dale Johannesen
faa5bcf31d Handle 'A' modifier in inline asms. 
gcc.apple/asm-block-13.c
gcc.apple/asm-block-57.c

llvm-svn: 75169
 2009-07-09 20:06:27 +00:00
David Goodwin
6c4201dbcb Handle Thumb-2 addressing modes during FP elimination. 
llvm-svn: 75158
 2009-07-09 18:35:52 +00:00
Owen Anderson
8970999512 Thread LLVMContext through MVT and related parts of SDISel. 
llvm-svn: 75153
 2009-07-09 17:57:24 +00:00
Eli Friedman
b34a153606 Misc encoding fixes; reported on llvmdev. 
llvm-svn: 75142
 2009-07-09 16:49:25 +00:00
Chris Lattner
7fcfc81604 simplify this logic a bit more. 
llvm-svn: 75118
 2009-07-09 07:02:30 +00:00
Chris Lattner
1614fd5095 move reasoning about darwin $non_lazy_ptr stubs from asmprinter into 
isel.

llvm-svn: 75117
 2009-07-09 06:59:17 +00:00
Evan Cheng
4f87295872 Targets sometimes assign fixed stack object to spill certain callee-saved 
registers based on dynamic conditions. For example, X86 EBP/RBP, when used as
frame register has to be spilled in the first fixed object. It should inform
PEI this so it doesn't get allocated another stack object. Also, it should not
be spilled as other callee-saved registers but rather its spilling and restoring
are being handled by emitPrologue and emitEpilogue. Avoid spilling it twice.

llvm-svn: 75116
 2009-07-09 06:53:48 +00:00
Evan Cheng
fad8f9bea1 Reorg includes. 
llvm-svn: 75115
 2009-07-09 06:49:09 +00:00
Chris Lattner
9feb73cd75 rearrange some code, no functionality change. 
llvm-svn: 75113
 2009-07-09 06:41:35 +00:00
Chris Lattner
36eaa356a4 make direct calls set MO_PLT or MO_DARWIN_STUB as appropriate with fast isel. 
llvm-svn: 75112
 2009-07-09 06:34:26 +00:00
Chris Lattner
5367b4a5bd reduce nesting by rearranging branches. 
llvm-svn: 75110
 2009-07-09 05:55:04 +00:00
Chris Lattner
f6ad5e86c4 make isel use MO_PIC_BASE_OFFSET when lowering globalvalues on darwin in pic 
mode, instead of having asmprinter just "know" to print them.

llvm-svn: 75109
 2009-07-09 05:47:33 +00:00
Chris Lattner
c58c66f250 various minor cleanups, no functionality change. 
llvm-svn: 75108
 2009-07-09 05:42:07 +00:00
Chris Lattner
f42a8c82d9 make isel decide whether to emit $stub's on darwin instead of asmprinter. 
llvm-svn: 75107
 2009-07-09 05:27:35 +00:00
Chris Lattner
e144356fba pc-relative references are *always* to functions, never to globals. ISel 
is incapable of lowering direct references to globals like this, zap the code.

llvm-svn: 75106
 2009-07-09 05:19:23 +00:00
Chris Lattner
ec30d37e60 make cygwin use its own stubs set, instead of overloading a darwin one. 
llvm-svn: 75105
 2009-07-09 05:09:24 +00:00
Chris Lattner
06266970b0 Make isel determine where to emit PLT-relative calls instead of having 
asmprinter do it.

llvm-svn: 75104
 2009-07-09 05:02:21 +00:00
Chris Lattner
2e128cac89 isPICStyleStub() is now never true in -static mode, so simplify code. 
llvm-svn: 75102
 2009-07-09 04:43:12 +00:00
Chris Lattner
76adfe755d simplify some code based on the fact that picstyles != none are only valid 
in pic or dynamic-no-pic mode. Also, x86-64 never used picstylegot.

llvm-svn: 75101
 2009-07-09 04:39:06 +00:00
Chris Lattner
0ee57926e4 all this logic always returns true because GOT mode is never active in x86-64 mode. 
Simplify it away, someone should evaluate this.

llvm-svn: 75100
 2009-07-09 04:27:47 +00:00
Chris Lattner
f7ea4f5067 isPICStyleRIPRel() and friends are never true in -static mode. 
Simplify code based on this.

llvm-svn: 75099
 2009-07-09 04:24:46 +00:00
Nick Lewycky
d18c73933e Move PR4517 to README.txt. 
llvm-svn: 75098
 2009-07-09 04:03:30 +00:00
Chris Lattner
c21f898300 .o file writing shouldn't mess around with pic/relo models like the JIT does. 
llvm-svn: 75096
 2009-07-09 03:40:30 +00:00
Chris Lattner
ee29d5d753 move a hack out of the asm-printer specific path to the main target selection path. 
llvm-svn: 75095
 2009-07-09 03:37:30 +00:00
Chris Lattner
afa2741cc0 many more cleanups, for example if in the "none" pic-style, 
make sure we're set to static codegen.  Simplify the decision
tree of target->picstyle/picmode settings.

llvm-svn: 75094
 2009-07-09 03:32:31 +00:00
Chris Lattner
b5ce27ffe6 Reduce indentation in GVRequiresExtraLoad. Return true for windows 
with DLLImport symbols even when in -static mode.

llvm-svn: 75093
 2009-07-09 03:27:27 +00:00
Chris Lattner
cd52f7f20e When in -static mode, force the PIC style to none. Doing this requires fixing 
code which conflated RIPRel PIC with x86-64.  Fix these to just check for X86-64
directly.

llvm-svn: 75092
 2009-07-09 03:15:51 +00:00
Chris Lattner
fb40a495b0 merge two identical functions and simplify things that are GOT specific 
llvm-svn: 75091
 2009-07-09 02:55:47 +00:00
Chris Lattner
47173f26e4 hoist check for IsTailCall to callers. Eliminate redundant check for 
x86-64: GOT-style PIC is never used on x86-64.

llvm-svn: 75090
 2009-07-09 02:46:53 +00:00
Chris Lattner
255e408e78 change a few methods to be static functions. 
llvm-svn: 75089
 2009-07-09 02:44:11 +00:00
Chris Lattner
af31be8192 one more added assert. 
llvm-svn: 75088
 2009-07-09 02:43:55 +00:00
Chris Lattner
5cdf9d71f5 move handling of dllimport linkage in isel, not in asmprinter. 
llvm-svn: 75086
 2009-07-09 00:58:53 +00:00
Chris Lattner
428267bc11 one more assertion! 
llvm-svn: 75083
 2009-07-09 00:49:29 +00:00
Chris Lattner
49def58ec8 add some more assertions. Remove code to handle dllimport on darwin. 
llvm-svn: 75082
 2009-07-09 00:47:59 +00:00
Chris Lattner
904ac2e074 remove "asmcall", using print_pcrel_imm instead of printOperand. 
llvm-svn: 75080
 2009-07-09 00:39:19 +00:00
Chris Lattner
c513c000af simplify some logic 
llvm-svn: 75079
 2009-07-09 00:32:12 +00:00
Chris Lattner
f321f1f93f * add some assertions for sanity checking. 
* remove some old code that was needed when we'd put ESP in the scale instead of 
  the base of some instructions.
* Fix a bug with the P modifier in inline asm that caused us to drop it.

llvm-svn: 75077
 2009-07-09 00:27:29 +00:00
David Goodwin
49fbd8d6b7 Use common code for both ARM and Thumb-2 instruction and register info. 
llvm-svn: 75067
 2009-07-08 23:10:31 +00:00
Chris Lattner
b6e82dd20c * manually concatenate two string literals 
* remove some dead code: darwin doesn't support dllimport linkage.

llvm-svn: 75066
 2009-07-08 23:09:14 +00:00
Evan Cheng
991f885915 - Add some NEON ld / st instruction static encoding. 
- Make bits 25-27 for ldrh, etc. explicitly zero. Previously only the JIT uses the encoding information and it's assuming anything not specified to be zero. Making them explicit so the disassembler is happy.
Patch by Sean Callanan.

llvm-svn: 75065
 2009-07-08 22:51:32 +00:00
Evan Cheng
ef49d9c75b Change how so_imm and t2_so_imm are handled. At instruction selection time, the immediates are no longer encoded in the imm8 + rot format, that are left as it is. The encoding is now done in ams printing and code emission time instead. 
llvm-svn: 75048
 2009-07-08 21:03:57 +00:00
Bill Wendling
08e0cf5f6b Recommit r74952 with a bug fix: 
DWARF requires frame moves be specified at specific times. If you have a
prologue like this:

__Z3fooi:
Leh_func_begin1:
LBB1_0: ## entry
       pushl   %ebp
Llabel1:
       movl    %esp, %ebp
Llabel2:
       pushl   %esi
Llabel3:
       subl    $20, %esp
       call    "L1$pb"
"L1$pb":
       popl    %esi

The "pushl %ebp" needs a table entry specifying the offset. The "movl %esp,
%ebp" makes %ebp the new stack frame register, so that needs to be specified in
DWARF. And "pushl %esi" saves the callee-saved %esi register, which also needs
to be specified in DWARF.

Before, all of this logic was in one method. This didn't work too well, because
as you can see there are multiple FDE line entries that need to be created.

This fix creates the "MachineMove" objects directly when they're needed; instead
of waiting until the end, and losing information.

There is some ugliness where we generate code like this:


LBB22_0:	## entry
	pushl	%ebp
Llabel280:
	movl	%esp, %ebp
Llabel281:
Llabel284:
	pushl	%ebp  <----------
	pushl	%ebx
	pushl	%edi
	pushl	%esi
Llabel282:
	subl	$328, %esp

Notice the extra "pushl %ebp". If we generate a "machine move" instruction in
the FDE for that pushl, the linker may get very confused about what value %ebp
should have when exitting the function. I.e., it'll give it the value %esp
instead of the %ebp value from the first "pushl". Not to mention that, in this
case, %ebp isn't modified in the function (that's a separate bug). I put a small
hack in to get it to work. It might be the only solution, but should be
revisited once the above case is fixed.

llvm-svn: 75047
 2009-07-08 21:02:53 +00:00
Torok Edwin
4df7c24e06 Missed an exit during the conversion. 
Will convert assert(0) that don't have abort() to LLVM_UNREACHABLE in a later
commit.

llvm-svn: 75045
 2009-07-08 20:55:50 +00:00
Torok Edwin
358888da3a Implement changes from Chris's feedback. 
Finish converting lib/Target.

llvm-svn: 75043
 2009-07-08 20:53:28 +00:00
Bob Wilson
8d4a8b9370 Implement NEON vst1 instruction. 
llvm-svn: 75037
 2009-07-08 20:32:02 +00:00
David Goodwin
94209a4c31 Generalize opcode selection in ARMBaseRegisterInfo. 
llvm-svn: 75036
 2009-07-08 20:28:28 +00:00
Xerxes Ranby
626b0317a9 Fix cmake build. 
Added ARMBaseRegisterInfo.cpp to lib/Target/ARM/CMakeLists.txt

llvm-svn: 75035
 2009-07-08 20:13:41 +00:00
Torok Edwin
980729667e Convert more abort() calls to llvm_report_error(). 
Also remove trailing semicolon.

llvm-svn: 75027
 2009-07-08 19:04:27 +00:00
David Goodwin
c571c4b457 Push methods into base class in preparation for sharing. 
llvm-svn: 75020
 2009-07-08 18:31:39 +00:00
Bob Wilson
3809b333de Implement NEON vld1 instructions. 
llvm-svn: 75019
 2009-07-08 18:11:30 +00:00
Torok Edwin
ad3be984b7 Start converting to new error handling API. 
cerr+abort -> llvm_report_error
assert(0)+abort -> LLVM_UNREACHABLE (assert(0)+llvm_unreachable-> abort() included)

llvm-svn: 75018
 2009-07-08 18:01:40 +00:00
David Goodwin
7b4570ee1d Start breaking out common base functionality for register info. 
llvm-svn: 75016
 2009-07-08 17:28:55 +00:00
David Goodwin
5bdef4b3f7 Checkpoint Thumb2 Instr info work. Generalized base code so that it can be shared between ARM and Thumb2. Not yet activated because register information must be generalized first. 
llvm-svn: 75010
 2009-07-08 16:09:28 +00:00
Sanjiv Gupta
e176389cc7 Mark sublw_cc and subfw_cc as Terminator insns so that they are part of the terminator insns for a basic block alongwith branch insns. This way a copy is not getting inserted between cmp and branch during PHIElimination disturbing the status flags. 
llvm-svn: 74992
 2009-07-08 05:40:05 +00:00
Nick Lewycky
d46a7b2d22 Remove the vicmp and vfcmp instructions. Because we never had a release with 
these instructions, no autoupgrade or backwards compatibility support is
provided.

llvm-svn: 74991
 2009-07-08 03:04:38 +00:00
Evan Cheng
18d70ca551 Add a Thumb2 instruction flag to that indicates whether the instruction can be transformed to 16-bit variant. 
llvm-svn: 74988
 2009-07-08 01:46:35 +00:00
Evan Cheng
51549009b4 Add a todo. 
llvm-svn: 74976
 2009-07-08 00:05:05 +00:00
Evan Cheng
835946d309 Also statically set bit 25 for BR_JT instructions. 
llvm-svn: 74974
 2009-07-07 23:45:10 +00:00
Evan Cheng
834ee3625c Statically encode bit 25 to indicate immediate form of data processing instructions. Patch by Sean Callanan. 
llvm-svn: 74972
 2009-07-07 23:40:25 +00:00
Bill Wendling
16d9cd1062 --- Reverse-merging (from foreign repository) r74952 into '.': 
U    lib/Target/X86/X86RegisterInfo.cpp
U    lib/Target/X86/X86RegisterInfo.h

Temporarily revert. This was causing an infinite loop in the linker on Leopard.

llvm-svn: 74970
 2009-07-07 23:37:49 +00:00
Dale Johannesen
7a31324b42 Commit the file I actually changed as part of last 
patch, instead of one I didn't.

llvm-svn: 74968
 2009-07-07 23:28:22 +00:00
Bill Wendling
20158261a7 DWARF requires frame moves be specified at specific times. If you have a 
prologue like this:

__Z3fooi:
Leh_func_begin1:
LBB1_0: ## entry
        pushl   %ebp
Llabel1:
        movl    %esp, %ebp
Llabel2:
        pushl   %esi
Llabel3:
        subl    $20, %esp
        call    "L1$pb"
"L1$pb":
        popl    %esi

The "pushl %ebp" needs a table entry specifying the offset. The "movl %esp,
%ebp" makes %ebp the new stack frame register, so that needs to be specified in
DWARF. And "pushl %esi" saves the callee-saved %esi register, which also needs
to be specified in DWARF.

Before, all of this logic was in one method. This didn't work too well, because
as you can see there are multiple FDE line entries that need to be created.

This fix creates the "MachineMove" objects directly when they're needed; instead
of waiting until the end, and losing information.

llvm-svn: 74952
 2009-07-07 21:53:07 +00:00
Evan Cheng
393e38e44b Add Thumb2 movcc instructions. 
llvm-svn: 74946
 2009-07-07 20:39:03 +00:00
Evan Cheng
409ea11513 Add BX and BXr9 encodings. Patch by Sean Callanan. 
llvm-svn: 74938
 2009-07-07 19:16:24 +00:00
Owen Anderson
75f0f1cc6c Have scoped mutexes take referenes instead of pointers. 
llvm-svn: 74931
 2009-07-07 18:33:04 +00:00
Evan Cheng
fa864ab886 Add Thumb2 pkhbt / pkhtb. 
llvm-svn: 74895
 2009-07-07 05:35:52 +00:00
Evan Cheng
46b98516f6 Add some more Thumb2 multiplication instructions. 
llvm-svn: 74889
 2009-07-07 01:17:28 +00:00
Evan Cheng
3d69bea38e 80 col violation. 
llvm-svn: 74888
 2009-07-07 01:16:41 +00:00
Dale Johannesen
5487047295 Don't accept globals as matching 'i' constraint 
in PIC modes (in accordance with existing comment).
gcc.apple/asm-block-25.c

llvm-svn: 74886
 2009-07-07 00:18:49 +00:00
Devang Patel
f24823c177 Avoid directly relying on llvm.dbg.compile_unit and llvm.dbg.global_variables. 
PIC16 developers, please verify. Thanks.

llvm-svn: 74880
 2009-07-06 23:28:36 +00:00
Devang Patel
f34440a913 Add FIXMEs. 
llvm-svn: 74879
 2009-07-06 23:11:08 +00:00
Evan Cheng
b70366baa4 isThumb2 really should mean thumb2 only, not thumb2+. 
llvm-svn: 74871
 2009-07-06 22:29:14 +00:00
Evan Cheng
5a279bb4b2 Add bfc to armv6t2. 
llvm-svn: 74868
 2009-07-06 22:23:46 +00:00
Evan Cheng
2570d8b541 Added ARM::mls for armv6t2. 
llvm-svn: 74866
 2009-07-06 22:05:45 +00:00
Sanjiv Gupta
d9f964a39e pic16 doesn't have a Data64bitsDirective. Set it NULL explicitly to tell the generic code to not pick the default. 
llvm-svn: 74839
 2009-07-06 18:09:11 +00:00
Sanjiv Gupta
fabfde8fe1 pic16 isn't ready to handle llvm.metadata yet. 
llvm-svn: 74838
 2009-07-06 18:07:06 +00:00
Sanjiv Gupta
b2d6d00f8d Implement _CONFIG macro to allow users to se to configuration settings on the part. 
Implement _section macro to allow users to place objects in specific sections.
Implement _address macro to allow users to place objects at a particular address.
Placing objects at a memory address:
crate a unique section name from varname, address, object type and put that section at specified address. Mark this section a full (size = banksize) so that other objects do not compete for it while placing objects to sections in AsmPrinter.

llvm-svn: 74822
 2009-07-06 10:18:37 +00:00
Sanjiv Gupta
2f76e91cc3 Corrected the names description. Change in a comment. No functionality change. 
llvm-svn: 74819
 2009-07-06 08:22:15 +00:00
Bruno Cardoso Lopes
38373542a1 Add the Object Code Emitter class. Original patch by Aaron Gray, I did some 
cleanup, removed some #includes and moved Object Code Emitter out-of-line.

llvm-svn: 74813
 2009-07-06 05:09:34 +00:00
Duncan Sands
842ea8031b Silence a warning when assertions are turned off. 
llvm-svn: 74779
 2009-07-03 16:11:59 +00:00
Duncan Sands
962a71b15f Silence a warning when assertions are turned off. 
llvm-svn: 74778
 2009-07-03 16:11:34 +00:00
Duncan Sands
c149803103 Silence warning when building without assertions. 
llvm-svn: 74777
 2009-07-03 16:06:07 +00:00
Duncan Sands
30a951465e Silence warnings when assertions are turned off. 
llvm-svn: 74776
 2009-07-03 16:03:33 +00:00
Sanjiv Gupta
1412c019ac For extended loads of type i1 to i8, we will need to at least one byte from memory. 
The change in the .td file is to mark the side effects of mov insn.

llvm-svn: 74768
 2009-07-03 07:58:59 +00:00
Tilmann Scheller
f74cd942cc Various small changes related to the Condition Register on PowerPC. 
Don't spill to the CR save area when using the SVR4 ABI for now.
Don't rely on constants assigned for registers to be in order (they aren't assigned in order).
Make sure CR bits are mapped to the corresponding CR field.

llvm-svn: 74767
 2009-07-03 06:47:55 +00:00
Tilmann Scheller
8166687389 Refactor ABI code in the PowerPC backend. 
Make CalculateParameterAndLinkageAreaSize() Darwin-specific.
Remove SVR4 specific code from LowerCALL_Darwin() and LowerFORMAL_ARGUMENTS_Darwin().
Rename MachoABI to DarwinABI for consistency.
Rename ELF ABI to SVR4 ABI for consistency.
Factor out common call return lowering between the Darwin and SVR4 ABI.
Factor out common call lowering between the Darwin and SVR4 ABI.

llvm-svn: 74766
 2009-07-03 06:47:08 +00:00
Tilmann Scheller
37389b484a Implement the SVR4 ABI for PowerPC. 
Implement LowerFORMAL_ARGUMENTS_SVR4().
Implement LowerCALL_SVR4().
Add support for split arguments.
Implement by value parameter passing for aggregates.
Add support for variable argument lists.
Create the spill area for argument registers of variable argument functions no longer at a fixed offset.
Make sure callee saved registers are spilled to the correct stack offsets.
Change allocation order of non-volatile floating-point registers.
Add VRSAVE to the list of callee-saved registers, add CallConvLowering for vararg calls.
Add support for variable argument calls with Vector arguments.
Add support for VR and VRSAVE save area, improve allocation order for non-volatile vector registers.
Stop creating illegal i8 values in LowerVASTART().
Add memory access width hints.
Make sure to reserve space on the stack for the frame pointer.
When using the SVR4 ABI, reserve r13 for the Small Data Area pointer.
Assure that the frame pointer is spilled to the correct location on the stack.
Some FP registers were not marked as volatile.
Make sure the i64 words from a long double are passed either both in registers or both on the stack.
Only put integer arguments in registers which are not marked with the inreg flag.

llvm-svn: 74765
 2009-07-03 06:45:56 +00:00
Tilmann Scheller
cea3c16aa5 Add NumFixedArgs attribute to CallSDNode which indicates the number of fixed arguments in a vararg call. 
With the SVR4 ABI on PowerPC, vector arguments for vararg calls are passed differently depending on whether they are a fixed or a variable argument. Variable vector arguments always go into memory, fixed vector arguments are put 
into vector registers. If there are no free vector registers available, fixed vector arguments are put on the stack.

The NumFixedArgs attribute allows to decide for an argument in a vararg call whether it belongs to the fixed or variable portion of the parameter list.

llvm-svn: 74764
 2009-07-03 06:44:53 +00:00
Tilmann Scheller
5d12ad7f9c Small cleanups in the PowerPC backend. 
Small refactoring in LowerFORMAL_ARGUMENTS().
Correct minor formatting issues.
Remove size argument of CreateCopyOfByValArgument().
Remove dead argument from CalculateStackSlotSize().
Remove unused variable ReturnAddrIndex from various targets.

llvm-svn: 74763
 2009-07-03 06:43:35 +00:00
Evan Cheng
f20e4fba49 Add thumb2 sign / zero extend with rotate instructions. 
llvm-svn: 74755
 2009-07-03 01:43:10 +00:00
Evan Cheng
f3672575d6 Add Thumb2 load / store multiple instructions. Not used yet. 
llvm-svn: 74749
 2009-07-03 00:18:36 +00:00
Evan Cheng
07bcde3709 t2LDR_PRE etc are loads. 
llvm-svn: 74741
 2009-07-03 00:08:19 +00:00
Evan Cheng
162bd9cead Added indexed stores. 
llvm-svn: 74740
 2009-07-03 00:06:39 +00:00
Evan Cheng
fcab8e743a Sign extending pre/post indexed loads. 
llvm-svn: 74736
 2009-07-02 23:16:11 +00:00
David Goodwin
81075a5d30 Checkpoint refactoring of ThumbInstrInfo and ThumbRegisterInfo into Thumb1InstrInfo, Thumb2InstrInfo, Thumb1RegisterInfo and Thumb2RegisterInfo. Move methods from ARMInstrInfo to ARMBaseInstrInfo to prepare for sharing with Thumb2. 
llvm-svn: 74731
 2009-07-02 22:18:33 +00:00
Douglas Gregor
b523a25108 CMake build fixes, from Xerxes Ranby 
llvm-svn: 74720
 2009-07-02 18:53:52 +00:00
Chris Lattner
2586a96424 simplify some logic by using isWeakForLinker(). Thanks to Anton for 
pointing this out.

llvm-svn: 74700
 2009-07-02 16:08:53 +00:00
Evan Cheng
dad6a41d14 Thumb2 pre/post indexed loads. 
llvm-svn: 74696
 2009-07-02 07:28:31 +00:00
Evan Cheng
7249bab8a5 80 col violation. 
llvm-svn: 74693
 2009-07-02 06:44:30 +00:00
Evan Cheng
57bb186a0c Change the meaning of predicate hasThumb2 to mean thumb2 ISA is available, not that it's in thumb mode and thumb2 is available. Added isThumb2 predicate to replace the old predicate. 
llvm-svn: 74692
 2009-07-02 06:38:40 +00:00
Chris Lattner
4cddab0f14 @GOTPCREL is also rip-relative. Fix fast-isel to do the right thing. 
This fixes an llvm-gcc bootstrap problem I introduced.

llvm-svn: 74691
 2009-07-02 04:22:01 +00:00
Chris Lattner
e703feb0ac Fix yet-another bug I introduced into fastisel, this time handling 
constant pool references that weren't getting properly rip-relative.

llvm-svn: 74689
 2009-07-02 03:14:25 +00:00
Bruno Cardoso Lopes
bd4ae81317 Remove getFunctionAlignment from TargetELFInfo and use new MachineFunction alignment method 
llvm-svn: 74686
 2009-07-02 02:13:13 +00:00
Evan Cheng
bdf117bfac 80 col violation. 
llvm-svn: 74683
 2009-07-02 01:30:04 +00:00
Chris Lattner
da2b9a258f clarify: stub emission depends on the version of the linker you use, it has nothing 
to do with the target.  Also, the stub elimination optimization *requires* making the
stub explicit.

llvm-svn: 74682
 2009-07-02 01:24:34 +00:00
Evan Cheng
d9f23ceeb9 Factor out ARM indexed load matching code. 
llvm-svn: 74681
 2009-07-02 01:23:32 +00:00
Dan Gohman
e89dc58a7e Fix a bunch of other places that used operator[] to test whether 
a key is present in a std::map or DenseMap to use find instead.

llvm-svn: 74676
 2009-07-02 00:17:47 +00:00
Dale Johannesen
edbdfb50e3 Add darwin stub removal to wishlist. 
llvm-svn: 74667
 2009-07-01 23:36:02 +00:00
Bob Wilson
810a970c6f Add a new addressing mode for NEON load/store instructions. 
llvm-svn: 74658
 2009-07-01 23:16:05 +00:00
Bob Wilson
e3f8a640ac Fix a comment typo. 
llvm-svn: 74650
 2009-07-01 21:59:43 +00:00
Bob Wilson
11cddb5deb Fix up a comment: besides the >80col lines, the operation for this 
addressing mode is encoded in the second operand, not the third.

llvm-svn: 74641
 2009-07-01 21:22:45 +00:00
Bill Wendling
fdd5badace Update comments to make it clear that the function alignment is the Log2 of the 
bytes and not bytes.

llvm-svn: 74624
 2009-07-01 18:50:55 +00:00
Chris Lattner
b51c7950bf Fix codegen for references to available_externally symbols. This fixes 
PR4482.

llvm-svn: 74613
 2009-07-01 16:53:44 +00:00
Chris Lattner
2bbdc61f92 Fix some fast-isel problems selecting global variable addressing in 
pic mode.

llvm-svn: 74582
 2009-07-01 03:27:19 +00:00
Evan Cheng
37503e9671 Handle IMPLICIT_DEF with isUndef operand marker, part 2. This patch moves the code to annotate machineoperands to LiveIntervalAnalysis. It also add markers for implicit_def that define physical registers. The rest, is just a lot of details. 
llvm-svn: 74580
 2009-07-01 01:59:31 +00:00
Daniel Dunbar
bc3d149e98 Remove unused AsmPrinter OptLevel argument, and propogate. 
- This more or less amounts to a revert of r65379. I'm curious to know what
   happened that caused this variable to become unused.

llvm-svn: 74579
 2009-07-01 01:48:54 +00:00
David Goodwin
19aa5c7d51 Add PIC load and store patterns for Thumb-2. 
llvm-svn: 74577
 2009-07-01 00:01:13 +00:00
David Goodwin
aa1f876954 Thumb-2 load and store double description. But nothing yet creates them. 
llvm-svn: 74566
 2009-06-30 22:50:01 +00:00
Bill Wendling
c0fb316bd3 Add an "alignment" field to the MachineFunction object. It makes more sense to 
have the alignment be calculated up front, and have the back-ends obey whatever
alignment is decided upon.

This allows for future work that would allow for precise no-op placement and the
like.

llvm-svn: 74564
 2009-06-30 22:38:32 +00:00
David Goodwin
5805e9aef5 Add thumb-2 store word, halfword, and byte. 
llvm-svn: 74555
 2009-06-30 22:11:34 +00:00
David Goodwin
aad223dd8a Improve Thumb-2 jump table support. 
llvm-svn: 74549
 2009-06-30 19:50:22 +00:00
David Greene
c702ce1ab3 Add 256-bit memory operand support. 
llvm-svn: 74548
 2009-06-30 19:24:59 +00:00
David Goodwin
5545d82866 Add conditional and unconditional thumb-2 branch. Add thumb-2 jump table. 
llvm-svn: 74543
 2009-06-30 18:04:13 +00:00
Rafael Espindola
340632e814 Fix PR4485. 
Avoid unnecessary duplication of operand 0 of X86::FpSET_ST0_80. This duplication would
cause one register to remain on the stack at the function return.

llvm-svn: 74534
 2009-06-30 16:40:03 +00:00
Rafael Espindola
33b0aa0274 Fix PR4484. 
This was caused by me confounding FP0 and ST(0).

llvm-svn: 74523
 2009-06-30 12:18:16 +00:00
Evan Cheng
c6c942b70f Add a bit IsUndef to MachineOperand. This indicates the def / use register operand is defined by an implicit_def. That means it can def / use any register and passes (e.g. register scavenger) can feel free to ignore them. 
The register allocator, when it allocates a register to a virtual register defined by an implicit_def, can allocate any physical register without worrying about overlapping live ranges. It should mark all of operands of the said virtual register so later passes will do the right thing.

This is not the best solution. But it should be a lot less fragile to having the scavenger try to track what is defined by implicit_def.

llvm-svn: 74518
 2009-06-30 08:49:04 +00:00
Chris Lattner
7d0212b87d remove a bogus note. 
llvm-svn: 74509
 2009-06-30 05:22:31 +00:00
Chris Lattner
903e3854e0 add a note 
llvm-svn: 74508
 2009-06-30 04:20:46 +00:00
Evan Cheng
2a527c3419 A few more load instructions. 
llvm-svn: 74500
 2009-06-30 02:15:48 +00:00
David Greene
0bf8cb7487 Add a 256-bit register class and YMM registers. 
llvm-svn: 74469
 2009-06-29 22:50:51 +00:00
David Goodwin
4f53387d26 Add Thumb-2 support for TEQ amd TST. 
llvm-svn: 74468
 2009-06-29 22:49:42 +00:00
Rafael Espindola
a0fdda93be FIX PR 4459. 
Not sure I understand how the temp register gets used,
but this fixes a bug and introduces no regressions.

llvm-svn: 74446
 2009-06-29 20:29:59 +00:00
Owen Anderson
d0e12300d9 Add a target-specific DAG combine on X86 to fold the common pattern of 
fence-atomic-fence down to just the atomic op.  This is possible thanks to
X86's relatively strong memory model, which guarantees that locked instructions
(which are used to implement atomics) are implicit fences.

llvm-svn: 74435
 2009-06-29 18:04:45 +00:00
David Greene
43f1203512 Add processor descriptions for Istanbul and Shanghai. 
llvm-svn: 74429
 2009-06-29 16:54:06 +00:00
David Greene
6be6604b5d Fix a subtarget feature bug. 
llvm-svn: 74428
 2009-06-29 16:51:01 +00:00
David Greene
21d2c76116 Add more vector ValueTypes for AVX and other extended vector instruction 
sets.

llvm-svn: 74427
 2009-06-29 16:47:10 +00:00
David Goodwin
9e1280adf3 Rename ARMcmpNZ to ARMcmpZ and use it to represent comparisons that set only the Z flag (i.e. eq and ne). Make ARMcmpZ commutative. 
llvm-svn: 74423
 2009-06-29 15:33:01 +00:00
Duncan Sands
660e9c2106 Include the new file ThumbRegisterInfo.cpp to CMakeLists.txt 
to make sure ThumbRegisterInfo.cpp are compiled and linked in.
Patch by Xerxes.

llvm-svn: 74421
 2009-06-29 13:11:32 +00:00
Evan Cheng
093adf3ff9 Implement Thumb2 ldr. 
After much back and forth, I decided to deviate from ARM design and split LDR into 4 instructions (r + imm12, r + imm8, r + r << imm12, constantpool). The advantage of this is 1) it follows the latest ARM technical manual, and 2) makes it easier to reduce the width of the instruction later. The down side is this creates more inconsistency between the two sub-targets. We should split ARM LDR instruction in a similar fashion later. I've added a README entry for this.

llvm-svn: 74420
 2009-06-29 07:51:04 +00:00
Anton Korobeynikov
7231e149ef Simplify a bit 
llvm-svn: 74385
 2009-06-27 12:59:03 +00:00
Anton Korobeynikov
1db77899c1 ARM refactoring. Step 2: split RegisterInfo 
llvm-svn: 74384
 2009-06-27 12:16:40 +00:00
Douglas Gregor
6ee152cc94 Add ThumbInstrInfo.cpp to the CMake makefiles 
llvm-svn: 74382
 2009-06-27 07:44:59 +00:00
Chris Lattner
4d88bfc0d6 remove a bunch of fixmes (old checking code) and commonize all the 
target-specific operand printing functionality.  Yay.

llvm-svn: 74379
 2009-06-27 05:46:24 +00:00
Chris Lattner
9571347ce0 pull @GOT, @GOTOFF, @GOTPCREL handling into isel from the asmprinter. 
llvm-svn: 74378
 2009-06-27 05:39:56 +00:00
Chris Lattner
2dcba29672 simplify some code and eliminate the symbolicAddressesAreRIPRel() predicate. 
llvm-svn: 74377
 2009-06-27 05:24:12 +00:00
Chris Lattner
bab7dd08d2 fix clang/test/CodeGenObjC/try.m, a basereg doesn't mean no global anymore. 
llvm-svn: 74375
 2009-06-27 04:50:14 +00:00
Chris Lattner
82058e92a0 fix a bunch of failures in the X86-64 JIT by tolerating RIP as 
a base register.  We just ignore it for now.

llvm-svn: 74374
 2009-06-27 04:46:33 +00:00
Chris Lattner
e711b85035 factor some logic out into a helper function, allow remat of loads from constant 
globals.  This implements remat-constant.ll even without aggressive-remat.

llvm-svn: 74373
 2009-06-27 04:38:55 +00:00
Chris Lattner
19eb0dad26 Reimplement rip-relative addressing in the X86-64 backend. The new 
implementation primarily differs from the former in that the asmprinter
doesn't make a zillion decisions about whether or not something will be
RIP relative or not.  Instead, those decisions are made by isel lowering
and propagated through to the asm printer.  To achieve this, we:

1. Represent RIP relative addresses by setting the base of the X86 addr
   mode to X86::RIP.
2. When ISel Lowering decides that it is safe to use RIP, it lowers to
   X86ISD::WrapperRIP.  When it is unsafe to use RIP, it lowers to
   X86ISD::Wrapper as before.
3. This removes isRIPRel from X86ISelAddressMode, representing it with
   a basereg of RIP instead.
4. The addressing mode matching logic in isel is greatly simplified.
5. The asmprinter is greatly simplified, notably the "NotRIPRel" predicate
   passed through various printoperand routines is gone now.
6. The various symbol printing routines in asmprinter now no longer infer
   when to emit (%rip), they just print the symbol.

I think this is a big improvement over the previous situation.  It does have
two small caveats though: 1. I implemented a horrible "no-rip" modifier for
the inline asm "P" constraint modifier.  This is a short term hack, there is
a much better, but more involved, solution.  2. I had to xfail an 
-aggressive-remat testcase because it isn't handling the use of RIP in the
constant-pool reading instruction.  This specific test is easy to fix without
-aggressive-remat, which I intend to do next.

llvm-svn: 74372
 2009-06-27 04:16:01 +00:00
Evan Cheng
817712377a Renaming for consistency. 
llvm-svn: 74368
 2009-06-27 02:26:13 +00:00
Chris Lattner
2f690cb2dd Fix PR4466 by making fastisel set operand flags correctly. 
llvm-svn: 74366
 2009-06-27 01:31:51 +00:00
David Goodwin
e1979dfbf5 Remove outdated comment. 
llvm-svn: 74357
 2009-06-26 23:39:02 +00:00
David Goodwin
90fc344e41 When possible, use "mvn ra, rb" instead of "eor ra, rb, -1" because mvn has a narrow version and eor(i) does not. 
llvm-svn: 74355
 2009-06-26 23:13:13 +00:00
David Greene
d33e8e7d83 Add feature flags for AVX and FMA and fix some SSE4A feature flag 
initialization problems.

llvm-svn: 74350
 2009-06-26 22:46:54 +00:00
Evan Cheng
016ed65455 Add x86 support for 'n' inline asm modifier. This will be handled target independently as part of MC work. 
llvm-svn: 74336
 2009-06-26 22:00:19 +00:00
Chris Lattner
3a48623aef simplify printing of MO_ExternalSymbol in a non-pcrel context. 
llvm-svn: 74334
 2009-06-26 21:47:27 +00:00
Owen Anderson
7fdfd4be66 Privatize some data. 
llvm-svn: 74332
 2009-06-26 21:45:04 +00:00
Anton Korobeynikov
aab56476b2 Split thumb-related stuff into separate classes. 
Step 1: ARMInstructionInfo => {ARM,Thumb}InstructionInfo

llvm-svn: 74329
 2009-06-26 21:28:53 +00:00
Chris Lattner
a8ee785cef add %rip to the GR64 register class. Lets avoid allocating it to anything though! :) 
llvm-svn: 74328
 2009-06-26 21:25:00 +00:00
Chris Lattner
1f3d17f45d Move all the TLS processing logic into isel, don't do it in asmprinter at all. 
llvm-svn: 74327
 2009-06-26 21:20:29 +00:00
Chris Lattner
ae824fc834 make sure to propagate operand flags in SelectTLSADDRAddr properly. 
llvm-svn: 74326
 2009-06-26 21:18:37 +00:00
David Goodwin
921faa64cd Thumb-2 has CLZ. 
llvm-svn: 74322
 2009-06-26 20:47:43 +00:00
David Goodwin
9da977f216 Use "adcs/sbcs" only when the carry-out is live, otherwise use "adc/sbc". 
llvm-svn: 74321
 2009-06-26 20:45:56 +00:00
Chris Lattner
a56bff5e36 minor cleanup/framework changes. 
llvm-svn: 74316
 2009-06-26 20:00:05 +00:00
Owen Anderson
333c8af1b1 Privatize some variables. 
llvm-svn: 74315
 2009-06-26 19:48:37 +00:00
Chris Lattner
0a0494b4f9 move magic for PIC constantpool references from asmprinter to isel. 
llvm-svn: 74313
 2009-06-26 19:22:52 +00:00
Chris Lattner
45946d9021 use jump table operand flags in asm printer instead of "magic predicates" 
llvm-svn: 74310
 2009-06-26 18:55:01 +00:00
David Goodwin
46eb5a7a2d ADC used to implement adde should use "adcs" opcode instead of "adc". 
llvm-svn: 74293
 2009-06-26 18:07:25 +00:00
David Goodwin
877790aa5f Currently there is a pattern for the thumb-2 MOV 16-bit immediate instruction. That instruction cannot write the flags so it should use T2I instead of T2sI. 
Also, added a pattern for the thumb-2 MOV of shifted immediate since that can encode immediates not encodable by the 16-bit immediate.

llvm-svn: 74288
 2009-06-26 16:10:07 +00:00
Evan Cheng
b93625f89e Simplify predicate CarryDefIsUsed. 
llvm-svn: 74277
 2009-06-26 06:10:18 +00:00
Chris Lattner
497d0ec530 fix a pasto. 
llvm-svn: 74275
 2009-06-26 05:56:49 +00:00
Chris Lattner
93af5249a1 propagate target operand flags through addressing mode selection. 
llvm-svn: 74272
 2009-06-26 05:51:45 +00:00
Nick Lewycky
ce25b7e7e6 Escape the name of the module since it comes from the file name and may include 
invalid characters like backslashes on Windows. Patch by James Abbatiello!

llvm-svn: 74265
 2009-06-26 04:33:37 +00:00
Devang Patel
a7a5664fbb Let's ignore MDStrings also! 
llvm-svn: 74255
 2009-06-26 02:26:12 +00:00
Daniel Dunbar
f7c439154f Fix may-be-used-uninitialized warning. 
llvm-svn: 74253
 2009-06-26 02:03:52 +00:00
Chris Lattner
05eb63598b start adding logic in isel to determine asm printer semantics, step N of M. 
llvm-svn: 74246
 2009-06-26 00:43:52 +00:00
Evan Cheng
2eb1525e2a Add a note about commuting conditional move. 
llvm-svn: 74241
 2009-06-26 00:28:48 +00:00
Evan Cheng
f23c8a5c8a These are done / no longer applicable. 
llvm-svn: 74239
 2009-06-26 00:25:27 +00:00
Evan Cheng
4f0e461e97 Mark a bunch of instructions commutable. 
llvm-svn: 74237
 2009-06-26 00:19:44 +00:00
Evan Cheng
e45355b804 tst is also commutable. 
llvm-svn: 74236
 2009-06-26 00:19:07 +00:00
Owen Anderson
4aee97b0e3 Committed the wrong version in my last commit. 
llvm-svn: 74235
 2009-06-26 00:17:05 +00:00
Owen Anderson
22fb1f445e Privatize a static variable. 
llvm-svn: 74234
 2009-06-26 00:15:27 +00:00
Evan Cheng
4ac765118d Select ADC, SBC, and RSC instead of the ADCS, SBCS, and RSCS when the carry bit def is not used. 
llvm-svn: 74228
 2009-06-25 23:34:10 +00:00
David Goodwin
74414108e9 Use MVN for ~t2_so_imm immediates. 
llvm-svn: 74223
 2009-06-25 23:11:21 +00:00
David Goodwin
a0ed5f6847 Add Def/Use of CPSR for Thumb-1 instructions. 
llvm-svn: 74219
 2009-06-25 22:49:55 +00:00
Evan Cheng
331e7cc684 Unbreak mingw build. Patch by Viktor Kutuzov. 
llvm-svn: 74212
 2009-06-25 22:04:44 +00:00
Evan Cheng
0cced3daa8 ISD::ADDE / ISD::SUBE updates the carry bit so they should isle to ADCS and SBCS / RSCS. 
llvm-svn: 74200
 2009-06-25 20:59:23 +00:00
Owen Anderson
7e0ff6ab63 Privatize this map. 
llvm-svn: 74189
 2009-06-25 18:13:04 +00:00
Sanjiv Gupta
a68f1e8cbf Added floating point conditional operations support via libcalls. 
llvm-svn: 74187
 2009-06-25 18:12:06 +00:00
Chris Lattner
2aaaf51beb simplify shouldPrintPLT 
llvm-svn: 74186
 2009-06-25 17:58:52 +00:00
David Goodwin
c72bad36d7 Test commit 
llvm-svn: 74185
 2009-06-25 17:52:32 +00:00
Chris Lattner
8c562c2f76 Use target-specific machine operand flags to eliminate a gross hack 
from the asmprinter.

llvm-svn: 74184
 2009-06-25 17:38:33 +00:00
Chris Lattner
f70f8cc399 just eliminate the code entirely! 
llvm-svn: 74183
 2009-06-25 17:28:07 +00:00
Bob Wilson
38779c951a Revert 74164. We'll want to use this method later. 
llvm-svn: 74176
 2009-06-25 16:03:07 +00:00
Sanjiv Gupta
f81b920608 Identify unconditional gotos and generate a page sel instructions before them. 
llvm-svn: 74172
 2009-06-25 11:03:14 +00:00
Bob Wilson
ef8fd818bf Remove unused hasV6T2Ops method. We already have a separate feature to 
identify Thumb2.

llvm-svn: 74164
 2009-06-25 05:20:31 +00:00
Douglas Gregor
7841f61ced Add missing dependencies to the CMake build system. 
llvm-svn: 74161
 2009-06-25 05:03:06 +00:00
Evan Cheng
a3be8cba60 Change thumb2 instruction definitions so if-converter so add predicate operands and / or flip the 's' bit to set the condition flag. 
llvm-svn: 74158
 2009-06-25 02:08:06 +00:00
Evan Cheng
e31583bf2a Add thumb2 add sp. 
llvm-svn: 74156
 2009-06-25 01:21:30 +00:00
Chris Lattner
ec41c5f7ac fix comments to be correct. 
llvm-svn: 74154
 2009-06-25 01:15:47 +00:00
Evan Cheng
8e61610960 Some reorg and additional comments. 
llvm-svn: 74152
 2009-06-25 01:05:06 +00:00
Devang Patel
d98b076409 No need to code gen MDNodes 
llvm-svn: 74150
 2009-06-25 00:47:42 +00:00
Evan Cheng
e8c58ee743 Add Thumb2 pc relative add. 
llvm-svn: 74141
 2009-06-24 23:47:58 +00:00
Evan Cheng
32695e2413 80 col violation. 
llvm-svn: 74138
 2009-06-24 23:14:45 +00:00
Chris Lattner
1417c35242 move some functions, add a FIXME, use PrintPICBaseSymbol to print the 
picbase instead of inlining it.

llvm-svn: 74111
 2009-06-24 19:44:36 +00:00
Chris Lattner
fda56cf68a reimplement getPICLabelString as PrintPICBaseSymbol to eliminate std::string heap thrashing. 
llvm-svn: 74105
 2009-06-24 19:19:16 +00:00
Chris Lattner
ee30c14d3b sink management of DwarfWriter & MachineModuleInfo into the AsmPrinter base class. 
llvm-svn: 74101
 2009-06-24 19:09:55 +00:00
Chris Lattner
d59a5b9f8b sink dwarf finalization out of each target into AsmPrinter::doFinalization 
llvm-svn: 74097
 2009-06-24 18:54:37 +00:00
Chris Lattner
0690755320 eliminate the ExtWeakSymbols set from AsmPrinter. This eliminates 
a bunch of code from all the targets, and eliminates nondeterministic
ordering of directives being emitted in the output.

llvm-svn: 74096
 2009-06-24 18:52:01 +00:00
Chris Lattner
afabad6552 only emit one .align for all the hidden gv stubs instead of one for each. 
llvm-svn: 74094
 2009-06-24 18:24:42 +00:00
Chris Lattner
0cb01a746f inline print*Stub and rearrange function stub printing to more closely match 
gv and hiddengv stub printing.

llvm-svn: 74093
 2009-06-24 18:24:09 +00:00
Chris Lattner
ce2854f097 remove dead code now that personality functions don't print stubs directly. 
llvm-svn: 74092
 2009-06-24 18:19:01 +00:00
Chris Lattner
7bc5373357 remove now-dead argument. 
llvm-svn: 74091
 2009-06-24 18:17:56 +00:00
Chris Lattner
3dc8c13453 simplify personality function stub printing to use the mangler and 
decorateName like other stuff instead of special casing _.  Also, stick
it into GVStubs and let the normal stub printer print the stub instead 
of doing it manually.

llvm-svn: 74090
 2009-06-24 18:17:00 +00:00
Chris Lattner
03ce0b9410 remove dead argument 
llvm-svn: 74089
 2009-06-24 18:00:11 +00:00
Chris Lattner
7eb17b387d factor some code better. 
llvm-svn: 74067
 2009-06-24 05:47:59 +00:00
Chris Lattner
9bce404faa wire up support for MCContext/MCStreamer in -experimental-asm-printer mode. 
llvm-svn: 74066
 2009-06-24 05:46:28 +00:00
Nick Lewycky
68273b013b Unbreak build on Linux by removing Darwinism. 
llvm-svn: 74046
 2009-06-24 01:08:42 +00:00
Dan Gohman
661e8b54fa Revert this accidental commit. 
llvm-svn: 74042
 2009-06-24 00:55:55 +00:00
Dan Gohman
3bf5d76081 Move the special cases for constants out of getUnknown and into 
createSCEV. Also, recognize UndefValue in createSCEV.

Change getIntegerSCEV's comment to avoid mentioning FP types,
and re-implement it in terms of getConstant instead of getUnknown.

llvm-svn: 74041
 2009-06-24 00:54:57 +00:00
Bob Wilson
7bd642b80c Provide InitializeAllTargets and InitializeNativeTarget functions in the 
C bindings.  Change all the backend "Initialize" functions to have C linkage.
Change the "llvm/Config/Targets.def" header to use C-style comments to avoid
compile warnings.

llvm-svn: 74026
 2009-06-23 23:59:40 +00:00
Sean Callanan
a227b42ac0 Test commit: fixed spacing. 
llvm-svn: 74022
 2009-06-23 23:25:37 +00:00
Evan Cheng
4dcc3bd23b Test instructions operands were printed in the wrong order. 
llvm-svn: 73990
 2009-06-23 19:56:37 +00:00
Bill Wendling
d85f7acc83 "The MMX_MASKMOVQ and MMX_MASKMOVQ64 instructions are labeled as MRMDestMem 
instructions, which implies that there is an explicit memory operand.  There is
(however) no explicit memory operand; although this is a store, the only memory
operand is implicit, indicated by DS:EDI.  This causes the table-generation code
for the disassembler to report an error."

Patch by Sean Callanan!

llvm-svn: 73989
 2009-06-23 19:52:59 +00:00