RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-21 20:12:56 +02:00
Code Issues Projects Releases Wiki Activity
33,473 Commits 4 Branches 5 Tags 704 MiB
ba990bbc3f
Commit Graph

33473 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Evan Cheng
ba990bbc3f Fix custom lowering of SSE FXOR. 
llvm-svn: 40071
 2007-07-19 23:36:01 +00:00
Evan Cheng
f11cf2cad8 Fix patterns so we isel the xorps, etc. for floating pt logical SSE ops. DAG combiner may fold away the (bit_convert (load)). 
llvm-svn: 40070
 2007-07-19 23:34:10 +00:00
Reid Spencer
44d34e9b61 For PR1553: 
Change the keywords for the zext and sext parameter attributes to be 
zeroext and signext so they don't conflict with the keywords for the
instructions of the same name. This gets around the ambiguity.

llvm-svn: 40069
 2007-07-19 23:13:04 +00:00
Reid Spencer
bcbcea4547 Hush a noisy warning from GCC 4.2 about overflow during conversion by using 
the type "unsigned" instead of uintptr_t for a 1-bit structure field.

llvm-svn: 40066
 2007-07-19 21:05:30 +00:00
Owen Anderson
3b1129af78 Make val_replace fail early, which reduces the time to optimize 403.gcc to 14.8s. 
llvm-svn: 40064
 2007-07-19 19:57:13 +00:00
Bill Wendling
649bfb8c03 Don't need the "&&" to glue lines together. 
llvm-svn: 40063
 2007-07-19 18:06:26 +00:00
Devang Patel
45675e56ad Verify loop info. 
llvm-svn: 40062
 2007-07-19 18:02:32 +00:00
Anton Korobeynikov
609ef3bdb9 Properly initialize value :) 
llvm-svn: 40059
 2007-07-19 15:32:47 +00:00
Duncan Sands
8c6657894f Replace mysterious code causing a g++-4.2 warning 
with hopefully correct code that pleases g++-4.2.

llvm-svn: 40051
 2007-07-19 09:42:01 +00:00
Duncan Sands
f5054e4d83 Fix this test. We produce pretty cruddy code for this 
nowadays, unfortunately it's not so easy to get good
code here while still producing correct code in exotic
situations.

llvm-svn: 40050
 2007-07-19 09:38:34 +00:00
Duncan Sands
840594467f As pointed out by g++-4.2, the original code didn't do 
what it thought it was doing.

llvm-svn: 40044
 2007-07-19 07:31:58 +00:00
Owen Anderson
21e3bd1cdc Remember to free the heap allocated array if we're not going to use it. 
llvm-svn: 40043
 2007-07-19 06:45:33 +00:00
Owen Anderson
57d33add2c Use SmallVector and DenseMap in even more places. 
With this, the time to optimize 403.gcc is down to 15.1s.

llvm-svn: 40042
 2007-07-19 06:37:56 +00:00
Bill Wendling
ca081ee3f7 Testcase for PR1549 
llvm-svn: 40041
 2007-07-19 06:31:11 +00:00
Owen Anderson
7a4b965739 Change ValueTable to use a DenseMap for mapping expressions to value numbers. 
This results in a slight speedup for 403.gcc.

llvm-svn: 40040
 2007-07-19 06:13:15 +00:00
Devang Patel
9c100bc7e9 Set up ground work to verify preserved analysis info. 
llvm-svn: 40039
 2007-07-19 05:36:09 +00:00
Owen Anderson
c32df0bc73 Move some sets and maps to SmallPtrSet and DenseMap respectively. This 
reduces the time to optimize 403.gcc from 17.6s to 16.4s.

llvm-svn: 40036
 2007-07-19 03:32:44 +00:00
Devang Patel
fe0ef94227 After a basic block is split into two parts, 
second part dominates all the blocks dominated
by original basic block. And first part dominates
second part.

llvm-svn: 40035
 2007-07-19 02:29:24 +00:00
Devang Patel
4020116257 Now this temp. fix is not required. 
llvm-svn: 40034
 2007-07-19 02:22:21 +00:00
Evan Cheng
8312ed6f77 Change instruction description to split OperandList into OutOperandList and 
InOperandList. This gives one piece of important information: # of results
produced by an instruction.
An example of the change:
def ADD32rr  : I<0x01, MRMDestReg, (ops GR32:$dst, GR32:$src1, GR32:$src2),
                 "add{l} {$src2, $dst|$dst, $src2}",
                 [(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
=>
def ADD32rr  : I<0x01, MRMDestReg, (outs GR32:$dst), (ins GR32:$src1, GR32:$src2),
                 "add{l} {$src2, $dst|$dst, $src2}",
                 [(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;

llvm-svn: 40033
 2007-07-19 01:14:50 +00:00
Evan Cheng
45eb268032 Only adjust esp around calls in presence of alloca. 
llvm-svn: 40030
 2007-07-19 00:42:58 +00:00
Evan Cheng
30e121adf6 Only adjust esp around calls in presence of alloca. 
llvm-svn: 40028
 2007-07-19 00:42:05 +00:00
Devang Patel
ef7c515e9a Fix typo. 
llvm-svn: 40025
 2007-07-18 23:50:19 +00:00
Devang Patel
b5482a65c9 Fix dominator info update to accommodate CFG changes. 
This fixes PR1559.

llvm-svn: 40024
 2007-07-18 23:48:20 +00:00
Devang Patel
988a83909e New test. 
llvm-svn: 40023
 2007-07-18 23:47:02 +00:00
Evan Cheng
5dd17373c5 Add comment. 
llvm-svn: 40022
 2007-07-18 23:34:48 +00:00
Evan Cheng
626af8e187 New test. 
llvm-svn: 40020
 2007-07-18 21:39:16 +00:00
Evan Cheng
6a4fb5d62b Use MOV instead of LEA to restore ESP if callee-saved frame size is 0; if previous instruction updates esp, fold it in. 
llvm-svn: 40018
 2007-07-18 21:26:06 +00:00
Dan Gohman
4d64f82ab5 Add constructor overloads for LoadInst and StoreInst that insert at the 
end of a BasicBlock and have an alignment parameter.

llvm-svn: 40016
 2007-07-18 20:51:11 +00:00
Dan Gohman
2fc9d5171e Implement initial memory alignment awareness for SSE instructions. Vector loads 
and stores that have a specified alignment of less than 16 bytes now use
instructions that support misaligned memory references.

llvm-svn: 40015
 2007-07-18 20:23:34 +00:00
Owen Anderson
03b56ad400 Fix an issue where assignments that caused a SmallPtrSet to become non-small 
would result in calling realloc() on a null pointer.  Instead, if we encounter
this situation, make a normal call to malloc().

llvm-svn: 40014
 2007-07-18 19:54:15 +00:00
Dan Gohman
4c140b7128 It's not necessary to do rounding for alloca operations when the requested 
alignment is equal to the stack alignment.

llvm-svn: 40004
 2007-07-18 16:29:46 +00:00
Evan Cheng
cee32b53a4 New entry. 
llvm-svn: 39998
 2007-07-18 08:21:49 +00:00
Reid Spencer
5918628eba Fix a sys::Path API error caught by a gcc 4.2 warning. 
llvm-svn: 39995
 2007-07-18 05:27:33 +00:00
Chris Lattner
fe26fdfeaf Work around a bogus gcc 4.2 warning. 
llvm-svn: 39993
 2007-07-18 04:51:57 +00:00
Reid Spencer
beabff6111 Fix this test to not rely on the path but to use the 
configured llvm-gcc instead.

llvm-svn: 39992
 2007-07-18 04:37:24 +00:00
Reid Spencer
8d658ca6fb The property is svn:executable not svn:execute. 
llvm-svn: 39991
 2007-07-18 04:26:05 +00:00
Nick Lewycky
36644b4452 Alphabetize. Document -mlimit parameter. 
llvm-svn: 39990
 2007-07-18 04:24:20 +00:00
Owen Anderson
3a6871f519 Turn on FastDSE by default. 
Note: FastDSE now equals or exceeds the results of old DSE on all of SPEC2000 and SPEC2006. Unless major problems
show up in the testers, it will likely completely replace old DSE in the near future.

llvm-svn: 39986
 2007-07-17 21:59:21 +00:00
Evan Cheng
cf0fdbc249 Fold prologue esp update when possible. 
llvm-svn: 39984
 2007-07-17 21:26:42 +00:00
Andrew Lenharth
33ca3e893b support poolalloc as checked out from svn 
llvm-svn: 39983
 2007-07-17 20:37:35 +00:00
Evan Cheng
b01b386dd4 Change sroa threshold back. 
llvm-svn: 39980
 2007-07-17 20:07:21 +00:00
Evan Cheng
6ad7064bdf Dead code. 
llvm-svn: 39979
 2007-07-17 20:01:19 +00:00
Evan Cheng
26f6d71d26 Make sure not to break eh_return. 
llvm-svn: 39978
 2007-07-17 18:40:47 +00:00
Evan Cheng
70b79bfa0e Update. 
llvm-svn: 39977
 2007-07-17 18:39:45 +00:00
Evan Cheng
0c49836a9f Fix test. 
llvm-svn: 39976
 2007-07-17 18:16:09 +00:00
Tanya Lattner
1b070ae252 Don't use * in XFAIL line unless you want it to XFAIL on everything. I don't believe you can use true regular expressions here. It will just look for those keywords. Please test this on sparc and see if they still are xfailed. 
llvm-svn: 39975
 2007-07-17 18:08:32 +00:00
Evan Cheng
46a48c5c3e Missed the case where alloca is used but the stack size (not including callee-saved portion) is zero. Thanks Dan. 
llvm-svn: 39974
 2007-07-17 18:03:34 +00:00
Rafael Espindola
d70763bb0e detect invalid combination of sret and byval 
llvm-svn: 39971
 2007-07-17 13:34:23 +00:00
Gabor Greif
5bf00849d3 XFAIL these on sparc-solaris 
llvm-svn: 39969
 2007-07-17 10:25:31 +00:00