Craig Topper
|
7c37abcace
|
Add explicit VEX_L tags to all 256-bit instructions. This will allow us to remove code from the code emitters that examined operands to set the L-bit.
llvm-svn: 164202
|
2012-09-19 06:06:34 +00:00 |
|
Craig Topper
|
b2299168d3
|
Fix intrinsics for XOP frczss/sd instructions. These instructions only take one source register and zero the upper bits of the destination rather than preserving them.
llvm-svn: 158396
|
2012-06-13 07:18:53 +00:00 |
|
Craig Topper
|
b355582afd
|
Add intrinsics for immediate form of XOP vprot instructions. Use i128mem instead of f128mem for integer XOP instructions.
llvm-svn: 158291
|
2012-06-10 07:31:56 +00:00 |
|
Craig Topper
|
633e88fd15
|
Use XOP vpcom intrinsics in patterns instead of a target specific SDNode type. Remove the custom lowering code that selected the SDNode type.
llvm-svn: 158279
|
2012-06-09 17:02:24 +00:00 |
|
Jia Liu
|
6bb2f0f0e4
|
some comment fix for X86 and ARM
llvm-svn: 150902
|
2012-02-19 02:03:36 +00:00 |
|
Jia Liu
|
b077b6085d
|
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore.
llvm-svn: 150878
|
2012-02-18 12:03:15 +00:00 |
|
Craig Topper
|
c289726019
|
Remove most of the intrinsics for XOP VPCMOV instruction. They all aliased to the same instruction with different types. This would be better accomplished with casts in the not yet created xopintrin.h header file.
llvm-svn: 149795
|
2012-02-05 00:55:56 +00:00 |
|
Craig Topper
|
9aabdda961
|
Move some XOP patterns into instruction definition. Replae VPCMOV intrinsic patterns with custom lowering to a target specific nodes.
llvm-svn: 149216
|
2012-01-30 01:10:15 +00:00 |
|
Craig Topper
|
8f8e428400
|
Add HasXOP predicate check covering a bunch of XOP intrinsic patterns.
llvm-svn: 149054
|
2012-01-26 07:51:55 +00:00 |
|
Jan Sjödin
|
cb98434ebe
|
Add XOP Intrinsics and tests
llvm-svn: 147949
|
2012-01-11 15:20:20 +00:00 |
|
Craig Topper
|
b4db8689ee
|
Add disassembler support for VPERMIL2PD and VPERMIL2PS.
llvm-svn: 147368
|
2011-12-30 06:23:39 +00:00 |
|
Craig Topper
|
44a5136fac
|
Separate the concept of having memory access in operand 4 from the concept of having the W bit set for XOP instructons. Removes ORing W-bits in the encoder and will similarly simplify the disassembler implementation.
llvm-svn: 147366
|
2011-12-30 04:48:54 +00:00 |
|
Jan Sjödin
|
b9e2da0d9a
|
XOP instructions and encoding tests.
llvm-svn: 146407
|
2011-12-12 19:37:49 +00:00 |
|