RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-22 04:22:57 +02:00
Code Issues Projects Releases Wiki Activity
79,760 Commits 4 Branches 5 Tags 704 MiB
fadeb75339
Commit Graph

79760 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Jim Grosbach
e8095f3b49 NEON VLD4(all lanes) assembly parsing and encoding. 
llvm-svn: 148884
 2012-01-25 00:01:08 +00:00
Jim Grosbach
9c21d45c29 Tidy up. Rename VLD4DUP patterns for consistency. 
llvm-svn: 148883
 2012-01-24 23:47:07 +00:00
Jim Grosbach
f478b2a706 NEON VLD3(all lanes) assembly parsing and encoding. 
llvm-svn: 148882
 2012-01-24 23:47:04 +00:00
Talin
12820f024e Additional methods for SmallString. 
llvm-svn: 148881
 2012-01-24 23:43:59 +00:00
Jakob Stoklund Olesen
fe157f5fc1 Set correct <def,undef> flags when lowering REG_SEQUENCE. 
A REG_SEQUENCE instruction is lowered into a sequence of partial defs:

  %vreg7:ssub_0<def,undef> = COPY %vreg20:ssub_0
  %vreg7:ssub_1<def> = COPY %vreg2
  %vreg7:ssub_2<def> = COPY %vreg2
  %vreg7:ssub_3<def> = COPY %vreg2

The first def needs an <undef> flag to indicate it is the beginning of
the live range, while the other defs are read-modify-write.  Previously,
we depended on LiveIntervalAnalysis to notice and fix the missing
<def,undef>, but that solution was never robust, it was causing problems
with ProcessImplicitDefs and the lowering of chained REG_SEQUENCE
instructions.

This fixes PR11841.

llvm-svn: 148879
 2012-01-24 23:28:42 +00:00
Jakob Stoklund Olesen
17321093c2 Use the standard MachineFunction::print() after SlotIndexes. 
llvm-svn: 148878
 2012-01-24 23:28:38 +00:00
Akira Hatanaka
0d04fc2918 Sign-extend 32-bit integer arguments when they are passed in 64-bit registers, 
which is what N32/64 does.

llvm-svn: 148875
 2012-01-24 23:18:43 +00:00
Akira Hatanaka
00e3847fc8 Pass CCState by reference. 
llvm-svn: 148871
 2012-01-24 22:07:36 +00:00
Akira Hatanaka
12cdcf3bc6 Pattern for f32 to i64 conversion. 
llvm-svn: 148869
 2012-01-24 22:05:25 +00:00
Jim Grosbach
012239e10a ARM Darwin symbol ref differences w/o subsection-via-symbols. 
When not using subsections via symbols, the assembler can resolve
symbol differences (including pcrel references) to non-local
labels at assembly time, not just those in the same atom.

llvm-svn: 148865
 2012-01-24 21:45:25 +00:00
Devang Patel
0da753c9e6 Intel Syntax: Extend special hand coded logic, to recognize special instructions, for intel syntax. 
llvm-svn: 148864
 2012-01-24 21:43:36 +00:00
Akira Hatanaka
7b1d08124d 64-bit sign extension in register instructions. 
llvm-svn: 148862
 2012-01-24 21:41:09 +00:00
Jim Grosbach
8ed72f3cc0 Tidy up. Trailing whitespace. 
llvm-svn: 148856
 2012-01-24 21:06:59 +00:00
Matt Beaumont-Gay
b86c4c6d24 Sink assert-only variables into the asserts 
llvm-svn: 148849
 2012-01-24 19:43:30 +00:00
Kostya Serebryany
ca8b911b2d [asan] enable asan only for the functions that have Attribute::AddressSafety 
llvm-svn: 148846
 2012-01-24 19:34:43 +00:00
Jim Grosbach
e151b15949 NEON VST4(one lane) assembly parsing and encoding. 
llvm-svn: 148836
 2012-01-24 18:53:13 +00:00
Owen Anderson
7492e4ff85 Widen the instruction encoder that TblGen emits to a 64 bits, which should accomodate every target I can think of offhand. 
llvm-svn: 148833
 2012-01-24 18:37:29 +00:00
Jim Grosbach
a78348fcda NEON VLD4(one lane) assembly parsing and encoding. 
llvm-svn: 148832
 2012-01-24 18:37:25 +00:00
Jakob Stoklund Olesen
c81d459349 Fix old doxygen comment. 
llvm-svn: 148825
 2012-01-24 18:09:18 +00:00
Jakob Stoklund Olesen
3ff9738293 Add an (interleave A, B, ...) SetTheory operator. 
This will interleave the elements from two or more lists.

llvm-svn: 148824
 2012-01-24 18:06:05 +00:00
Chandler Carruth
f26c121c21 Undo an over zealous rename. This bit of the CMake build really is 
dealing in the host triple, be honest about it and document the decision
to default the target triple to the host triple unless overridden.

llvm-svn: 148822
 2012-01-24 18:00:44 +00:00
Jim Grosbach
f3607eac5d NEON Two-operand assembly aliases for VSRA. 
llvm-svn: 148821
 2012-01-24 17:55:36 +00:00
Jim Grosbach
47f7ce80b8 Remove redundant test file. 
llvm-svn: 148820
 2012-01-24 17:55:32 +00:00
Jim Grosbach
630dd380c7 NEON Two-operand assembly aliases for VSLI. 
llvm-svn: 148819
 2012-01-24 17:49:15 +00:00
Jim Grosbach
42c0f99aa0 NEON Two-operand assembly aliases for VSRI. 
llvm-svn: 148818
 2012-01-24 17:46:58 +00:00
Jim Grosbach
703b0bb646 Tidy up. 
llvm-svn: 148817
 2012-01-24 17:46:54 +00:00
Jim Grosbach
e00b69bf5b NEON add correct predicates for some asm aliases. 
llvm-svn: 148815
 2012-01-24 17:23:29 +00:00
David Blaikie
1040475c84 Reword comment based on feedback by Duncan Sands. 
llvm-svn: 148809
 2012-01-24 16:18:30 +00:00
Chris Lattner
380a325520 basic instcombine support for CDS. 
llvm-svn: 148806
 2012-01-24 14:31:22 +00:00
Chris Lattner
c67dced045 C++, CBE, and TLOF support for ConstantDataSequential 
llvm-svn: 148805
 2012-01-24 14:17:05 +00:00
Chris Lattner
70c46f210a Rearrange argument order of ::get methods so that LLVMContext comes first, 
add a ConstantDataArray::getString method that corresponds to the (to be
removed) StringRef version of ConstantArray::get, but is dramatically more 
efficient.

llvm-svn: 148804
 2012-01-24 14:04:40 +00:00
Elena Demikhovsky
ee8c87b433 ZERO_EXTEND operation is optimized for AVX. 
v8i16 -> v8i32, v4i32 -> v4i64 - used vpunpck* instructions.

llvm-svn: 148803
 2012-01-24 13:54:13 +00:00
Chris Lattner
9713727d0b add more support for ConstantDataSequential 
llvm-svn: 148802
 2012-01-24 13:41:11 +00:00
Evgeniy Stepanov
a0474f4619 An option to selectively enable part of ARM EHABI support. 
This change adds an new option --arm-enable-ehabi-descriptors that
enables emitting unwinding descriptors. This provides a mode with a
working backtrace() without the (currently broken) exception support.

llvm-svn: 148800
 2012-01-24 13:05:33 +00:00
Benjamin Kramer
06164017c0 Bit pack DIE structures better. 
16 bits are sufficient to store attributes, tags and forms.

llvm-svn: 148799
 2012-01-24 12:08:28 +00:00
Eric Christopher
15458de186 Fix the testcases for the previous patch. 
rdar://10278198

llvm-svn: 148795
 2012-01-24 10:11:49 +00:00
Eric Christopher
afc99847bf Remove generation of DW_AT_sibling. Nothing as far as I can tell uses it. 
Saves about 1.5% on debug info size.

rdar://10278198

llvm-svn: 148794
 2012-01-24 09:43:28 +00:00
Chris Lattner
55e4ae9dcd Add AsmPrinter (aka MCLowering) support for ConstantDataSequential, 
and clean up some other misc stuff.  Unlike ConstantArray, we will
prefer to emit .fill directives for "String" arrays that all have
the same value, since they are denser than emitting a .ascii

llvm-svn: 148793
 2012-01-24 09:31:43 +00:00
Chris Lattner
c616f8a90f Add various "string" methods to ConstantDataSequential, which have the 
same semantics as ConstantArray's but much more efficient because they
don't have to return std::string's.  The ConstantArray methods will
eventually be removed.

llvm-svn: 148792
 2012-01-24 09:01:07 +00:00
Chris Lattner
1c091db526 add ::drop_back() and ::drop_front() methods, which are like pop_front/pop_back on a vector, but a) aren't destructive to "this", and b) can take a # elements to drop. 
llvm-svn: 148791
 2012-01-24 08:58:57 +00:00
Chris Lattner
e9cf212d3f teach valuetracking about ConstantDataSequential 
llvm-svn: 148790
 2012-01-24 07:54:10 +00:00
Chris Lattner
265280c247 switch SCEV to use the new ConstantFoldLoadThroughGEPIndices function 
instead of its own hard coded thing, allowing it to handle 
ConstantDataSequential and fixing some obscure bugs (e.g. it would
previously crash on a CAZ of vector type).

llvm-svn: 148788
 2012-01-24 05:49:24 +00:00
Chris Lattner
d5993b31dd Split the interesting bits of ConstantFoldLoadThroughGEPConstantExpr 
out into a new ConstantFoldLoadThroughGEPIndices (more useful) function
and rewrite it to be simpler, more efficient, and to handle the new
ConstantDataSequential type.

Enhance ConstantFoldLoadFromConstPtr to handle ConstantDataSequential.

llvm-svn: 148786
 2012-01-24 05:43:50 +00:00
Chris Lattner
e534fbc8f6 Add some accessor methods to CAZ and UndefValue that help simplify clients. 
Make some CDS methods public.

llvm-svn: 148785
 2012-01-24 05:42:11 +00:00
Anton Korobeynikov
16e0f2bde3 Use correct register class for am2offset register operands. 
This pacifies machine verifier

llvm-svn: 148782
 2012-01-24 04:58:56 +00:00
Jakob Stoklund Olesen
c6598ae00f Preserve <def,undef> flags in CoalesceExtSubRegs. 
This won't have an effect until EliminateRegSequences() starts setting
the undef flags.

llvm-svn: 148779
 2012-01-24 04:44:01 +00:00
Chris Lattner
df67e07d2e implement the ConstantDataSequential accessor methods. 
No need for 'getOperand' :)

llvm-svn: 148778
 2012-01-24 04:43:41 +00:00
Craig Topper
7311a89449 Add comments near load pattern fragments indicating that all integer vector loads are promoted to v2i64 or v4i64 so that no one tries to reintroduce pattern fragments for other types. 
llvm-svn: 148771
 2012-01-24 03:03:17 +00:00
Jim Grosbach
3be662b372 NEON VST4(multiple 4 element structures) assembly parsing. 
llvm-svn: 148764
 2012-01-24 00:58:13 +00:00
Jim Grosbach
ca32a49eb5 NEON VLD4(multiple 4 element structures) assembly parsing. 
llvm-svn: 148762
 2012-01-24 00:43:17 +00:00