mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-21 18:22:53 +01:00
0114258120
0 latency instructions now get processed and retired properly within the in-order pipeline. Had to fix a bug within TimelineView.cpp as well that would show up when a 0 latency instruction was the first instruction in the source. Differential Revision: https://reviews.llvm.org/D104675 |
||
---|---|---|
.. | ||
HardwareUnits | ||
Stages | ||
CMakeLists.txt | ||
CodeEmitter.cpp | ||
Context.cpp | ||
CustomBehaviour.cpp | ||
HWEventListener.cpp | ||
InstrBuilder.cpp | ||
Instruction.cpp | ||
Pipeline.cpp | ||
Support.cpp |