1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-25 04:02:41 +01:00
llvm-mirror/test/CodeGen/ARM/uxtb.ll
Saleem Abdulrasool 33b04261ab test: modernise ARM CodeGen tests
Replace the use of grep with FileCheck.  Tidy up some of the tests.  A
few of the tests have been left as weak as previously, though some have
been made more stringent.

llvm-svn: 290616
2016-12-27 18:35:19 +00:00

105 lines
1.8 KiB
LLVM

; RUN: llc -mtriple armv6-apple-darwin -filetype asm -o - %s | FileCheck %s
define i32 @test1(i32 %x) {
%tmp1 = and i32 %x, 16711935
ret i32 %tmp1
}
; CHECK-LABEL: test1:
; CHECK: uxt
define i32 @test2(i32 %x) {
%tmp1 = lshr i32 %x, 8
%tmp2 = and i32 %tmp1, 16711935
ret i32 %tmp2
}
; CHECK-LABEL: test2:
; CHECK: uxt
define i32 @test3(i32 %x) {
%tmp1 = lshr i32 %x, 8
%tmp2 = and i32 %tmp1, 16711935
ret i32 %tmp2
}
; CHECK-LABEL: test3:
; CHECK: uxt
define i32 @test4(i32 %x) {
%tmp1 = lshr i32 %x, 8
%tmp6 = and i32 %tmp1, 16711935
ret i32 %tmp6
}
; CHECK-LABEL: test4:
; CHECK: uxt
define i32 @test5(i32 %x) {
%tmp1 = lshr i32 %x, 8
%tmp2 = and i32 %tmp1, 16711935
ret i32 %tmp2
}
; CHECK-LABEL: test5:
; CHECK: uxt
define i32 @test6(i32 %x) {
%tmp1 = lshr i32 %x, 16
%tmp2 = and i32 %tmp1, 255
%tmp4 = shl i32 %x, 16
%tmp5 = and i32 %tmp4, 16711680
%tmp6 = or i32 %tmp2, %tmp5
ret i32 %tmp6
}
; CHECK-LABEL: test6:
; CHECK: uxt
define i32 @test7(i32 %x) {
%tmp1 = lshr i32 %x, 16
%tmp2 = and i32 %tmp1, 255
%tmp4 = shl i32 %x, 16
%tmp5 = and i32 %tmp4, 16711680
%tmp6 = or i32 %tmp2, %tmp5
ret i32 %tmp6
}
; CHECK-LABEL: test7:
; CHECK: uxt
define i32 @test8(i32 %x) {
%tmp1 = shl i32 %x, 8
%tmp2 = and i32 %tmp1, 16711680
%tmp5 = lshr i32 %x, 24
%tmp6 = or i32 %tmp2, %tmp5
ret i32 %tmp6
}
; CHECK-LABEL: test8:
; CHECK: uxt
define i32 @test9(i32 %x) {
%tmp1 = lshr i32 %x, 24
%tmp4 = shl i32 %x, 8
%tmp5 = and i32 %tmp4, 16711680
%tmp6 = or i32 %tmp5, %tmp1
ret i32 %tmp6
}
; CHECK-LABEL: test9:
; CHECK: uxt
define i32 @test10(i32 %p0) {
%tmp1 = lshr i32 %p0, 7
%tmp2 = and i32 %tmp1, 16253176
%tmp4 = lshr i32 %tmp2, 5
%tmp5 = and i32 %tmp4, 458759
%tmp7 = or i32 %tmp5, %tmp2
ret i32 %tmp7
}
; CHECK-LABEL: test10:
; CHECK: uxt