1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-26 04:32:44 +01:00
llvm-mirror/lib/Target/AMDGPU
Sam Kolton 59aa17c27c [AMDGPU] Assembler: refactor parsing of modifiers and immediates. Allow modifiers for imms.
Reviewers: nhaustov, tstellarAMD

Subscribers: kzhuravl, arsenm

Differential Revision: http://reviews.llvm.org/D20166

llvm-svn: 270415
2016-05-23 09:59:02 +00:00
..
AsmParser [AMDGPU] Assembler: refactor parsing of modifiers and immediates. Allow modifiers for imms. 2016-05-23 09:59:02 +00:00
Disassembler Fixed/Recommitted r267733 "[AMDGPU][llvm-mc] Add support of TTMP quads. Rework M0 exclusion for SMRD." 2016-04-29 17:04:50 +00:00
InstPrinter AMDGPU: Add support for MCExpr to instruction printer 2016-05-13 20:39:24 +00:00
MCTargetDesc AMDGPU: Fix incorrect simm check 2016-05-18 19:07:58 +00:00
TargetInfo
Utils AMDGPU: Fix getIntegerAttribute type and error message 2016-05-12 02:45:18 +00:00
AMDGPU.h AMDGPU/EG,CM: Add instruction to read from constant AS (VTX2) 2016-05-13 20:39:16 +00:00
AMDGPU.td [AMDGPU] Update nop insertion for debugger usage 2016-05-13 18:21:28 +00:00
AMDGPUAlwaysInlinePass.cpp Cloning: Clean up the interface to the CloneFunction function. 2016-05-10 20:23:24 +00:00
AMDGPUAnnotateKernelFeatures.cpp AMDGPU: Implement addrspacecast 2016-04-25 19:27:24 +00:00
AMDGPUAnnotateUniformValues.cpp Add optimization bisect opt-in calls for AMDGPU passes 2016-04-25 22:23:44 +00:00
AMDGPUAsmPrinter.cpp AMDGPU/SI: Add support for AMD code object version 2. 2016-05-05 17:03:33 +00:00
AMDGPUAsmPrinter.h [AMDGPU] Move reserved vgpr count for trap handler usage to SIMachineFunctionInfo + minor commenting changes 2016-04-26 17:24:40 +00:00
AMDGPUCallingConv.td
AMDGPUCallLowering.cpp AMDGPU: Add skeleton GlobalIsel implementation 2016-04-14 19:09:28 +00:00
AMDGPUCallLowering.h AMDGPU: Add skeleton GlobalIsel implementation 2016-04-14 19:09:28 +00:00
AMDGPUFrameLowering.cpp
AMDGPUFrameLowering.h
AMDGPUInstrInfo.cpp
AMDGPUInstrInfo.h
AMDGPUInstrInfo.td AMDGPU: Make CONST_DATA_PTR available to R600 2016-05-13 20:39:18 +00:00
AMDGPUInstructions.td AMDGPU: Implement canonicalize 2016-04-14 01:42:16 +00:00
AMDGPUIntrinsicInfo.cpp
AMDGPUIntrinsicInfo.h
AMDGPUIntrinsics.td
AMDGPUISelDAGToDAG.cpp AMDGPU/R600: Implement memory loads from constant AS 2016-05-13 20:39:29 +00:00
AMDGPUISelLowering.cpp AMDGPU: Cleanup lowering actions 2016-05-21 02:27:49 +00:00
AMDGPUISelLowering.h AMDGPU: Remove custom load/store scalarization 2016-04-14 23:31:26 +00:00
AMDGPUMachineFunction.cpp Revert "AMDGPU/SI: Add amdgpu_kernel calling convention. Part 2." 2016-05-06 14:59:04 +00:00
AMDGPUMachineFunction.h Revert "AMDGPU/SI: Add amdgpu_kernel calling convention. Part 2." 2016-05-06 14:59:04 +00:00
AMDGPUMCInstLower.cpp
AMDGPUMCInstLower.h
AMDGPUOpenCLImageTypeLoweringPass.cpp [NFC] Header cleanup 2016-04-18 09:17:29 +00:00
AMDGPUPromoteAlloca.cpp AMDGPU: Fix promote alloca for pointer loads 2016-05-18 23:20:24 +00:00
AMDGPURegisterInfo.cpp
AMDGPURegisterInfo.h
AMDGPURegisterInfo.td
AMDGPUSubtarget.cpp AMDGPU: Fix promote alloca pass creating huge arrays 2016-05-16 21:19:59 +00:00
AMDGPUSubtarget.h AMDGPU: Fix promote alloca pass creating huge arrays 2016-05-16 21:19:59 +00:00
AMDGPUTargetMachine.cpp Delete Reloc::Default. 2016-05-18 22:04:49 +00:00
AMDGPUTargetMachine.h Delete Reloc::Default. 2016-05-18 22:04:49 +00:00
AMDGPUTargetObjectFile.cpp AMDGPU/SI: Add support for AMD code object version 2. 2016-05-05 17:03:33 +00:00
AMDGPUTargetObjectFile.h AMDGPU/SI: Add support for AMD code object version 2. 2016-05-05 17:03:33 +00:00
AMDGPUTargetTransformInfo.cpp AMDGPU: llvm.SI.fs.constant is a source of divergence 2016-05-02 17:37:01 +00:00
AMDGPUTargetTransformInfo.h AMDGPU: Other sizes of popcnt are fast 2016-05-18 16:10:19 +00:00
AMDILCFGStructurizer.cpp
AMDKernelCodeT.h
CaymanInstructions.td AMDGPU/EG,CM: Add instruction to read from constant AS (VTX2) 2016-05-13 20:39:16 +00:00
CIInstructions.td AMDGPU: Implement i64 global atomics 2016-04-12 14:05:11 +00:00
CMakeLists.txt [AMDGPU][NFC] Rename SIInsertNops -> SIDebuggerInsertNops 2016-05-10 18:33:41 +00:00
EvergreenInstructions.td AMDGPU/EG,CM: Add instruction to read from constant AS (VTX2) 2016-05-13 20:39:16 +00:00
GCNHazardRecognizer.cpp Silence unused variable warning; NFC. 2016-05-03 15:17:25 +00:00
GCNHazardRecognizer.h AMDGPU/SI: Use the hazard recognizer to break SMEM soft clauses 2016-05-02 17:39:06 +00:00
LLVMBuild.txt
Processors.td
R600ClauseMergePass.cpp Add optimization bisect opt-in calls for AMDGPU passes 2016-04-25 22:23:44 +00:00
R600ControlFlowFinalizer.cpp AMDGPU/R600: Implement memory loads from constant AS 2016-05-13 20:39:29 +00:00
R600Defines.h
R600EmitClauseMarkers.cpp
R600ExpandSpecialInstrs.cpp
R600InstrFormats.td
R600InstrInfo.cpp AMDGPU/R600: There are other uses for ALU_LITERAL besides Imm 2016-05-13 20:39:20 +00:00
R600InstrInfo.h [NFC] Header cleanup 2016-04-18 09:17:29 +00:00
R600Instructions.td AMDGPU/R600: Implement memory loads from constant AS 2016-05-13 20:39:29 +00:00
R600Intrinsics.td
R600ISelLowering.cpp AMDGPU: Cleanup lowering actions 2016-05-21 02:27:49 +00:00
R600ISelLowering.h Fix instance of -Winconsistent-missing-override in AMDGPU code 2016-05-02 19:45:10 +00:00
R600MachineFunctionInfo.cpp
R600MachineFunctionInfo.h [NFC] Header cleanup 2016-04-18 09:17:29 +00:00
R600MachineScheduler.cpp
R600MachineScheduler.h
R600OptimizeVectorRegisters.cpp Add optimization bisect opt-in calls for AMDGPU passes 2016-04-25 22:23:44 +00:00
R600Packetizer.cpp
R600RegisterInfo.cpp
R600RegisterInfo.h
R600RegisterInfo.td
R600Schedule.td
R600TextureIntrinsicsReplacer.cpp
R700Instructions.td
SIAnnotateControlFlow.cpp [StructurizeCFG] Annotate branches that were treated as uniform 2016-04-14 17:42:35 +00:00
SIDebuggerInsertNops.cpp [AMDGPU] Update nop insertion for debugger usage 2016-05-13 18:21:28 +00:00
SIDefines.h [AMDGPU][llvm-mc] Add support for sendmsg(...) syntax. 2016-05-06 17:48:48 +00:00
SIFixControlFlowLiveIntervals.cpp
SIFixSGPRCopies.cpp AMDGPU: Fix debug name of pass to better match 2016-04-21 18:21:54 +00:00
SIFoldOperands.cpp Add optimization bisect opt-in calls for AMDGPU passes 2016-04-25 22:23:44 +00:00
SIFrameLowering.cpp AMDGPU: Fix assert on ttmp registers 2016-05-18 15:19:50 +00:00
SIFrameLowering.h
SIInsertWaits.cpp AMDGPU/SI: Use the hazard recognizer to break SMEM soft clauses 2016-05-02 17:39:06 +00:00
SIInstrFormats.td [TableGen] AsmMatcher: support for default values for optional operands 2016-05-06 11:31:17 +00:00
SIInstrInfo.cpp AMDGPU: Fix verifier error when spilling SGPRs 2016-05-21 00:53:42 +00:00
SIInstrInfo.h AMDGPU: Handle cbranch vccz/vccnz 2016-05-21 00:29:40 +00:00
SIInstrInfo.td [AMDGPU] Assembler: refactor parsing of modifiers and immediates. Allow modifiers for imms. 2016-05-23 09:59:02 +00:00
SIInstructions.td AMDGPU: Make CONST_DATA_PTR available to R600 2016-05-13 20:39:18 +00:00
SIIntrinsics.td Split IntrReadArgMem into IntrReadMem and IntrArgMemOnly 2016-04-21 17:48:02 +00:00
SIISelLowering.cpp AMDGPU: Cleanup lowering actions 2016-05-21 02:27:49 +00:00
SIISelLowering.h AMDGPU: Unify LowerGlobalAddress 2016-05-13 20:39:34 +00:00
SILoadStoreOptimizer.cpp Add optimization bisect opt-in calls for AMDGPU passes 2016-04-25 22:23:44 +00:00
SILowerControlFlow.cpp AMDGPU: Also look for s_cbranch_vccz 2016-05-19 18:20:25 +00:00
SILowerI1Copies.cpp
SIMachineFunctionInfo.cpp [AMDGPU] Move reserved vgpr count for trap handler usage to SIMachineFunctionInfo + minor commenting changes 2016-04-26 17:24:40 +00:00
SIMachineFunctionInfo.h [AMDGPU] Move reserved vgpr count for trap handler usage to SIMachineFunctionInfo + minor commenting changes 2016-04-26 17:24:40 +00:00
SIMachineScheduler.cpp AMDGPU/SI: Use range loops to simplify some code in the SI Scheduler 2016-05-03 16:30:56 +00:00
SIMachineScheduler.h
SIRegisterInfo.cpp AMDGPU: Fix verifier error when spilling undef subreg 2016-05-18 23:35:53 +00:00
SIRegisterInfo.h AMDGPU/SI: Enable the post-ra scheduler 2016-04-30 00:23:06 +00:00
SIRegisterInfo.td AMDGPU: Define priorities for register classes 2016-05-21 03:55:07 +00:00
SISchedule.td AMDGPU/SI: Enable the post-ra scheduler 2016-04-30 00:23:06 +00:00
SIShrinkInstructions.cpp Add optimization bisect opt-in calls for AMDGPU passes 2016-04-25 22:23:44 +00:00
SITypeRewriter.cpp
SIWholeQuadMode.cpp AMDGPU/SI: add llvm.amdgcn.ps.live intrinsic 2016-04-22 04:04:08 +00:00
VIInstrFormats.td [TableGen] AsmMatcher: support for default values for optional operands 2016-05-06 11:31:17 +00:00
VIInstructions.td