1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 03:02:36 +01:00
llvm-mirror/include/llvm/Target
LemonBoy 67de6f40d0 [X86] Initialize TargetOptions::StackProtectorGuardOffset member to its default value
D88631 introduced a set of knobs to tweak how the stack protector is codegen'd for x86 targets, including the offset from the base register where the stack cookie is located. The `StackProtectorGuardOffset` field in `TargetOptions` was left uninitialized instead of being reset to its neutral value -1, making it possible to emit nonsensical code if the frontend doesn't change the field value at all before feeding the `TargetOptions` to the target machine initializer.

Reviewed By: nickdesaulniers

Differential Revision: https://reviews.llvm.org/D99952
2021-04-07 09:04:25 +02:00
..
GlobalISel [AArch64][GlobalISel] Combine funnel shifts to rotates. 2021-03-30 11:00:36 -07:00
CGPassBuilderOption.h [llvm] Fix header guards (NFC) 2021-02-05 21:02:06 -08:00
CodeGenCWrappers.h
GenericOpcodes.td [GlobalISel] Allow different types for G_SBFX and G_UBFX operands 2021-04-02 11:11:06 -04:00
Target.td [M68k][TableGen](1/8) TableGen related changes 2021-03-08 12:30:56 -08:00
TargetCallingConv.td [TableGen] Clean up Target .td include files 2020-11-17 09:45:14 -05:00
TargetInstrPredicate.td [TableGen] Clean up Target .td include files 2020-11-17 09:45:14 -05:00
TargetIntrinsicInfo.h
TargetItinerary.td [TableGen] Clean up Target .td include files 2020-11-17 09:45:14 -05:00
TargetLoweringObjectFile.h Basic block sections should enable function sections implicitly. 2021-02-16 16:27:16 -08:00
TargetMachine.h Add -fbinutils-version= to gate ELF features on the specified binutils version 2021-01-26 12:28:23 -08:00
TargetOptions.h [X86] Initialize TargetOptions::StackProtectorGuardOffset member to its default value 2021-04-07 09:04:25 +02:00
TargetPfmCounters.td [TableGen] Clean up Target .td include files 2020-11-17 09:45:14 -05:00
TargetSchedule.td [MCA] Add support for in-order CPUs 2021-03-04 14:08:19 +03:00
TargetSelectionDAG.td [IR][SVE] Add new llvm.experimental.stepvector intrinsic 2021-03-23 10:43:35 +00:00