mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-22 02:33:06 +01:00
064cc1a22c
This patch adds a pipeline to support in-order CPUs such as ARM Cortex-A55. In-order pipeline implements a simplified version of Dispatch, Scheduler and Execute stages as a single stage. Entry and Retire stages are common for both in-order and out-of-order pipelines. Differential Revision: https://reviews.llvm.org/D94928 |
||
---|---|---|
.. | ||
HardwareUnits | ||
Stages | ||
CMakeLists.txt | ||
CodeEmitter.cpp | ||
Context.cpp | ||
HWEventListener.cpp | ||
InstrBuilder.cpp | ||
Instruction.cpp | ||
Pipeline.cpp | ||
Support.cpp |