mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2025-01-31 20:51:52 +01:00
5467ceb0ea
Follow binutils in using RISCV_32_PCREL for the FDE initial location. As
explained in the relevant binutils commit
<a6cbf936e3>,
the ADD/SUB pair of relocations is problematic in the presence of linker
relaxation.
This patch has the same end goal as D64715 but includes test changes and
avoids adding a new global VariantKind to MCExpr.h (preferring
RISCVMCExpr VKs like the rest of the RISC-V backend).
Differential Revision: https://reviews.llvm.org/D66419
llvm-svn: 369375
20 lines
662 B
ArmAsm
20 lines
662 B
ArmAsm
# RUN: llvm-mc -filetype=obj -triple riscv32 -mattr=+relax < %s \
|
|
# RUN: | llvm-readobj -r | FileCheck -check-prefix=RELAX-RELOC %s
|
|
# RUN: llvm-mc -filetype=obj -triple riscv32 -mattr=-relax < %s \
|
|
# RUN: | llvm-readobj -r | FileCheck -check-prefix=NORELAX-RELOC %s
|
|
|
|
func:
|
|
.cfi_startproc
|
|
ret
|
|
.cfi_endproc
|
|
|
|
# RELAX-RELOC: Section (4) .rela.eh_frame {
|
|
# RELAX-RELOC-NEXT: 0x1C R_RISCV_32_PCREL - 0x0
|
|
# RELAX-RELOC-NEXT: 0x20 R_RISCV_ADD32 - 0x0
|
|
# RELAX-RELOC-NEXT: 0x20 R_RISCV_SUB32 - 0x0
|
|
# RELAX-RELOC-NEXT: }
|
|
|
|
# NORELAX-RELOC: Section (4) .rela.eh_frame {
|
|
# NORELAX-RELOC-NEXT: 0x1C R_RISCV_32_PCREL - 0x0
|
|
# NORELAX-RELOC-NEXT: }
|