mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-24 03:33:20 +01:00
dd9ab77318
Currently the default C calling convention functions are treated the same as compute kernels. Make this explicit so the default calling convention can be changed to a non-kernel. Converted with perl -pi -e 's/define void/define amdgpu_kernel void/' on the relevant test directories (and undoing in one place that actually wanted a non-kernel). llvm-svn: 298444
126 lines
3.8 KiB
LLVM
126 lines
3.8 KiB
LLVM
; RUN: llc < %s -march=r600 -mcpu=redwood | FileCheck %s
|
|
|
|
; These tests are for condition codes that are not supported by the hardware
|
|
|
|
; CHECK-LABEL: {{^}}slt:
|
|
; CHECK: LSHR
|
|
; CHECK-NEXT: SETGT_INT {{\** *}}T{{[0-9]+\.[XYZW]}}, {{literal\.[xy]}}, KC0[2].Z
|
|
; CHECK-NEXT: 5(7.006492e-45)
|
|
define amdgpu_kernel void @slt(i32 addrspace(1)* %out, i32 %in) {
|
|
entry:
|
|
%0 = icmp slt i32 %in, 5
|
|
%1 = select i1 %0, i32 -1, i32 0
|
|
store i32 %1, i32 addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: {{^}}ult_i32:
|
|
; CHECK: LSHR
|
|
; CHECK-NEXT: SETGT_UINT {{\** *}}T{{[0-9]+\.[XYZW]}}, {{literal\.[xy]}}, KC0[2].Z
|
|
; CHECK-NEXT: 5(7.006492e-45)
|
|
define amdgpu_kernel void @ult_i32(i32 addrspace(1)* %out, i32 %in) {
|
|
entry:
|
|
%0 = icmp ult i32 %in, 5
|
|
%1 = select i1 %0, i32 -1, i32 0
|
|
store i32 %1, i32 addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: {{^}}ult_float:
|
|
; CHECK: SETGE * T{{[0-9]}}.[[CHAN:[XYZW]]], KC0[2].Z, literal.x
|
|
; CHECK-NEXT: 1084227584(5.000000e+00)
|
|
; CHECK-NEXT: SETE T{{[0-9]\.[XYZW]}}, PV.[[CHAN]], 0.0
|
|
; CHECK-NEXT: LSHR *
|
|
define amdgpu_kernel void @ult_float(float addrspace(1)* %out, float %in) {
|
|
entry:
|
|
%0 = fcmp ult float %in, 5.0
|
|
%1 = select i1 %0, float 1.0, float 0.0
|
|
store float %1, float addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: {{^}}ult_float_native:
|
|
; CHECK: LSHR
|
|
; CHECK-NEXT: SETGE {{\*? *}}T{{[0-9]\.[XYZW]}}, KC0[2].Z, {{literal\.[xy]}}
|
|
; CHECK-NEXT: 1084227584(5.000000e+00)
|
|
define amdgpu_kernel void @ult_float_native(float addrspace(1)* %out, float %in) {
|
|
entry:
|
|
%0 = fcmp ult float %in, 5.0
|
|
%1 = select i1 %0, float 0.0, float 1.0
|
|
store float %1, float addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: {{^}}olt:
|
|
; CHECK: LSHR
|
|
; CHECK-NEXT: SETGT {{\*? *}}T{{[0-9]+\.[XYZW]}}, {{literal\.[xy]}}, KC0[2].Z
|
|
; CHECK-NEXT: 1084227584(5.000000e+00)
|
|
define amdgpu_kernel void @olt(float addrspace(1)* %out, float %in) {
|
|
entry:
|
|
%0 = fcmp olt float %in, 5.0
|
|
%1 = select i1 %0, float 1.0, float 0.0
|
|
store float %1, float addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: {{^}}sle:
|
|
; CHECK: LSHR
|
|
; CHECK-NEXT: SETGT_INT {{\** *}}T{{[0-9]+\.[XYZW]}}, {{literal\.[xy]}}, KC0[2].Z
|
|
; CHECK-NEXT: 6(8.407791e-45)
|
|
define amdgpu_kernel void @sle(i32 addrspace(1)* %out, i32 %in) {
|
|
entry:
|
|
%0 = icmp sle i32 %in, 5
|
|
%1 = select i1 %0, i32 -1, i32 0
|
|
store i32 %1, i32 addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: {{^}}ule_i32:
|
|
; CHECK: LSHR
|
|
; CHECK-NEXT: SETGT_UINT {{\** *}}T{{[0-9]+\.[XYZW]}}, {{literal\.[xy]}}, KC0[2].Z
|
|
; CHECK-NEXT: 6(8.407791e-45)
|
|
define amdgpu_kernel void @ule_i32(i32 addrspace(1)* %out, i32 %in) {
|
|
entry:
|
|
%0 = icmp ule i32 %in, 5
|
|
%1 = select i1 %0, i32 -1, i32 0
|
|
store i32 %1, i32 addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: {{^}}ule_float:
|
|
; CHECK: SETGT * T{{[0-9]}}.[[CHAN:[XYZW]]], KC0[2].Z, literal.x
|
|
; CHECK-NEXT: 1084227584(5.000000e+00)
|
|
; CHECK-NEXT: SETE T{{[0-9]\.[XYZW]}}, PV.[[CHAN]], 0.0
|
|
; CHECK-NEXT: LSHR *
|
|
define amdgpu_kernel void @ule_float(float addrspace(1)* %out, float %in) {
|
|
entry:
|
|
%0 = fcmp ule float %in, 5.0
|
|
%1 = select i1 %0, float 1.0, float 0.0
|
|
store float %1, float addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: {{^}}ule_float_native:
|
|
; CHECK: LSHR
|
|
; CHECK-NEXT: SETGT {{\*? *}}T{{[0-9]\.[XYZW]}}, KC0[2].Z, {{literal\.[xy]}}
|
|
; CHECK-NEXT: 1084227584(5.000000e+00)
|
|
define amdgpu_kernel void @ule_float_native(float addrspace(1)* %out, float %in) {
|
|
entry:
|
|
%0 = fcmp ule float %in, 5.0
|
|
%1 = select i1 %0, float 0.0, float 1.0
|
|
store float %1, float addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: {{^}}ole:
|
|
; CHECK: LSHR
|
|
; CHECK-NEXT: SETGE {{\*? *}}T{{[0-9]\.[XYZW]}}, {{literal\.[xy]}}, KC0[2].Z
|
|
; CHECK-NEXT:1084227584(5.000000e+00)
|
|
define amdgpu_kernel void @ole(float addrspace(1)* %out, float %in) {
|
|
entry:
|
|
%0 = fcmp ole float %in, 5.0
|
|
%1 = select i1 %0, float 1.0, float 0.0
|
|
store float %1, float addrspace(1)* %out
|
|
ret void
|
|
}
|