1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 19:23:23 +01:00
llvm-mirror/test/MC/AMDGPU/macro-examples.s
Artem Tamazov baaf0740cf [test/AMDGPU] Square-braced-syntax for registers: add macro test/example.
Test added as per discussion in http://reviews.llvm.org/D20588.
The macro is just a demonstration, useless in practice.
Coding style fixes.

Differential Revision: http://reviews.llvm.org/D20797

llvm-svn: 271675
2016-06-03 14:41:17 +00:00

36 lines
1.1 KiB
ArmAsm

// RUN: llvm-mc -arch=amdgcn -mcpu=fiji %s | FileCheck %s --check-prefix=VI
//===----------------------------------------------------------------------===//
// Example of reg[expr] and reg[epxr1:expr2] syntax in macros.
//===----------------------------------------------------------------------===//
.macro REG_NUM_EXPR_EXAMPLE width iter iter_end
.if \width == 4
flat_load_dwordx4 v[8 + (\iter * 4):8 + (\iter * 4) + 3], v[2:3]
.else
flat_load_dword v[8 + \iter], v[2:3]
.endif
.if (\iter_end - \iter)
REG_NUM_EXPR_EXAMPLE \width, (\iter + 1), \iter_end
.endif
.endm
REG_NUM_EXPR_EXAMPLE 4, 0, 0
// VI: flat_load_dwordx4 v[8:11], v[2:3]
REG_NUM_EXPR_EXAMPLE 1, 0, 0
// VI: flat_load_dword v8, v[2:3]
REG_NUM_EXPR_EXAMPLE 4, 1, 4
// VI: flat_load_dwordx4 v[12:15], v[2:3]
// VI: flat_load_dwordx4 v[16:19], v[2:3]
// VI: flat_load_dwordx4 v[20:23], v[2:3]
// VI: flat_load_dwordx4 v[24:27], v[2:3]
REG_NUM_EXPR_EXAMPLE 1, 1, 4
// VI: flat_load_dword v9, v[2:3]
// VI: flat_load_dword v10, v[2:3]
// VI: flat_load_dword v11, v[2:3]
// VI: flat_load_dword v12, v[2:3]