1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-25 12:12:47 +01:00
llvm-mirror/test/CodeGen/PowerPC/subc.ll
Kang Zhang 8fc62308ad [PowerPC] Add some InstAlias definitions
Summary:
This patch add the InstAlias definitions for below instructions.

ADDI ADDIS ADDI8 ADDIS8
RLWINM8
ISEL ISEL8
OR OR_rec ORI ORI8 XORI8
CNTLZW8 CNTLZW8_rec
TEND TSR
RFEBB
NOR NOR_rec
MTCRF
SUBF SUBF_rec SUBFC SUBFC_rec
RLDICL_32_64
TW

Reviewed By: steven.zhang

Differential Revision: https://reviews.llvm.org/D77559
2020-05-24 14:05:28 +00:00

26 lines
587 B
LLVM

; All of these should be codegen'd without loading immediates
; RUN: llc -verify-machineinstrs < %s -mtriple=ppc32-- -o %t
; RUN: grep subc %t | count 1
; RUN: grep subfe %t | count 1
; RUN: grep subfze %t | count 1
; RUN: grep subfme %t | count 1
; RUN: grep subfic %t | count 2
define i64 @sub_ll(i64 %a, i64 %b) {
entry:
%tmp.2 = sub i64 %a, %b ; <i64> [#uses=1]
ret i64 %tmp.2
}
define i64 @sub_l_5(i64 %a) {
entry:
%tmp.1 = sub i64 5, %a ; <i64> [#uses=1]
ret i64 %tmp.1
}
define i64 @sub_l_m5(i64 %a) {
entry:
%tmp.1 = sub i64 -5, %a ; <i64> [#uses=1]
ret i64 %tmp.1
}