mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-22 12:33:33 +02:00
bc658bf60a
This adds support for the new 128-bit vector float instructions of z14. Note that these instructions actually only operate on the f128 type, since only each 128-bit vector register can hold only one 128-bit float value. However, this is still preferable to the legacy 128-bit float instructions, since those operate on pairs of floating-point registers (so we can hold at most 8 values in registers), while the new instructions use single vector registers (so we hold up to 32 value in registers). Adding support includes: - Enabling the instructions for the assembler/disassembler. - CodeGen for the instructions. This includes allocating the f128 type now to the VR128BitRegClass instead of FP128BitRegClass. - Scheduler description support for the instructions. Note that for a small number of operations, we have no new vector instructions (like integer <-> 128-bit float conversions), and so we use the legacy instruction and then reformat the operand (i.e. copy between a pair of floating-point registers and a vector register). llvm-svn: 308196
42 lines
1.1 KiB
LLVM
42 lines
1.1 KiB
LLVM
; Test floating-point negation on z14.
|
|
;
|
|
; RUN: llc < %s -mtriple=s390x-linux-gnu -mcpu=z14 | FileCheck %s
|
|
|
|
; Test f32.
|
|
define float @f1(float %f) {
|
|
; CHECK-LABEL: f1:
|
|
; CHECK: lcdfr %f0, %f0
|
|
; CHECK: br %r14
|
|
%res = fsub float -0.0, %f
|
|
ret float %res
|
|
}
|
|
|
|
; Test f64.
|
|
define double @f2(double %f) {
|
|
; CHECK-LABEL: f2:
|
|
; CHECK: lcdfr %f0, %f0
|
|
; CHECK: br %r14
|
|
%res = fsub double -0.0, %f
|
|
ret double %res
|
|
}
|
|
|
|
; Test f128. With the loads and stores, a pure negation would probably
|
|
; be better implemented using an XI on the upper byte. Do some extra
|
|
; processing so that using FPRs is unequivocally better.
|
|
define void @f3(fp128 *%ptr, fp128 *%ptr2) {
|
|
; CHECK-LABEL: f3:
|
|
; CHECK-DAG: vl [[REG1:%v[0-9]+]], 0(%r2)
|
|
; CHECK-DAG: vl [[REG2:%v[0-9]+]], 0(%r3)
|
|
; CHECK-DAG: wflcxb [[NEGREG1:%v[0-9]+]], [[REG1]]
|
|
; CHECK: wfdxb [[RES:%v[0-9]+]], [[NEGREG1]], [[REG2]]
|
|
; CHECK: vst [[RES]], 0(%r2)
|
|
; CHECK: br %r14
|
|
%orig = load fp128 , fp128 *%ptr
|
|
%negzero = fpext float -0.0 to fp128
|
|
%neg = fsub fp128 0xL00000000000000008000000000000000, %orig
|
|
%op2 = load fp128 , fp128 *%ptr2
|
|
%res = fdiv fp128 %neg, %op2
|
|
store fp128 %res, fp128 *%ptr
|
|
ret void
|
|
}
|