1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-21 20:12:56 +02:00
llvm-mirror/lib/Target/X86/MCTargetDesc
Benjamin Kramer 0c823ae0ed Add intrinsics, code gen, assembler and disassembler support for the SSE4a extrq and insertq instructions.
This required light surgery on the assembler and disassembler
because the instructions use an uncommon encoding. They are
the only two instructions in x86 that use register operands
and two immediates.

llvm-svn: 157634
2012-05-29 19:05:25 +00:00
..
CMakeLists.txt Move x86 specific bits of the COFF writer to lib/Target/X86. 2011-12-24 02:14:02 +00:00
LLVMBuild.txt LLVMBuild: Remove trailing newline, which irked me. 2011-12-12 19:48:00 +00:00
Makefile
X86AsmBackend.cpp Prune some includes 2012-03-27 07:54:11 +00:00
X86BaseInfo.h Implement initial-exec TLS model for 32-bit PIC x86 2012-05-11 10:11:01 +00:00
X86ELFObjectWriter.cpp Move the X86 specific bits of the ELF writer to the Target/X86 directory. 2011-12-21 17:30:17 +00:00
X86FixupKinds.h Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore. 2012-02-18 12:03:15 +00:00
X86MachObjectWriter.cpp More refactoring. 2011-07-25 19:33:48 +00:00
X86MCAsmInfo.cpp Nuke a few dead remnants of the CBE. 2012-05-05 17:45:12 +00:00
X86MCAsmInfo.h Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore. 2012-02-18 12:03:15 +00:00
X86MCCodeEmitter.cpp Add intrinsics, code gen, assembler and disassembler support for the SSE4a extrq and insertq instructions. 2012-05-29 19:05:25 +00:00
X86MCTargetDesc.cpp Make MCInstrInfo available to the MCInstPrinter. This will be used to remove getInstructionName and the static data it contains since the same tables are already in MCInstrInfo. 2012-04-02 06:09:36 +00:00
X86MCTargetDesc.h Allow MCCodeEmitter access to the target MCRegisterInfo. 2012-05-15 17:35:52 +00:00
X86WinCOFFObjectWriter.cpp Add support for implicit TLS model used with MS VC runtime. 2012-02-11 17:26:53 +00:00