1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-31 20:51:52 +01:00
llvm-mirror/test/CodeGen/PowerPC/vec-asm-disabled.ll
Li Jia He 0ec2cb142d [PowerPC] Support constraint 'wi' in asm
From the gcc manual, we can see that the specific limit of wi inline asm is “FP or VSX register to hold 64-bit integers for VSX insns or NO_REGS”. The link is https://gcc.gnu.org/onlinedocs/gcc-8.2.0/gcc/Machine-Constraints.html#Machine-Constraints. We should accept this constraint.

Reviewed By: jsji

Differential Revision: https://reviews.llvm.org/D53265

llvm-svn: 345810
2018-11-01 02:35:17 +00:00

24 lines
782 B
LLVM

; RUN: not llc -mcpu=pwr7 -o /dev/null %s 2>&1 | FileCheck %s
target datalayout = "E-m:e-i64:64-n32:64"
target triple = "powerpc64-unknown-linux-gnu"
define <4 x i32> @testi1(<4 x i32> %b1, <4 x i32> %b2) #0 {
entry:
%0 = call <4 x i32> asm "xxland $0, $1, $2", "=^wd,^wd,^wd"(<4 x i32> %b1, <4 x i32> %b2) #0
ret <4 x i32> %0
; CHECK: error: couldn't allocate output register for constraint 'wd'
}
define signext i32 @testi2(<4 x float> %__A) #0 {
entry:
%0 = tail call { i32, <4 x float> } asm "xxsldwi ${1:x},${2:x},${2:x},3", "=^wi,=&^wi,^wi"(<4 x float> %__A) #0
%asmresult = extractvalue { i32, <4 x float> } %0, 0
ret i32 %asmresult
; CHECK: error: couldn't allocate output register for constraint 'wi'
}
attributes #0 = { nounwind "target-features"="-vsx" }