1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-19 02:52:53 +02:00
llvm-mirror/test/CodeGen
Stefan Maksimovic 1018fe2e77 [mips] Generate memory dependencies for byVal arguments
There were no memory dependencies made between stores generated
when lowering formal arguments and loads generated when
call lowering byVal arguments which made the Post-RA scheduler
place a load before a matching store.

Make the fixed object stored to mutable so that the load
instructions can have their memory dependencies added

Set the frame object as isAliased which clears the underlying
objects vector in ScheduleDAGInstrs::buildSchedGraph().
This results in addition of all stores as dependenies for loads.

This problem appeared when passing a byVal parameter
coupled with a fastcc function call.

Differential Revision: https://reviews.llvm.org/D37515

llvm-svn: 325782
2018-02-22 13:40:42 +00:00
..
AArch64 [AArch64] Refactor instructions using SIMD immediates 2018-02-20 20:31:45 +00:00
AMDGPU AMDGPU: Do not combine loads/store across physreg defs 2018-02-21 13:31:35 +00:00
ARC
ARM Recommit: [ARM] f16 constant pool fix 2018-02-22 10:43:57 +00:00
AVR
BPF [BPF] Return true in enableMultipleCopyHints(). 2018-02-18 10:09:54 +00:00
Generic Made test dbg_value_fastisel.ll specific to AArch64 fast-isel. 2018-02-17 17:43:24 +00:00
Hexagon [Hexagon] Return true in enableMultipleCopyHints(). 2018-02-21 16:37:45 +00:00
Inputs
Lanai
Mips [mips] Generate memory dependencies for byVal arguments 2018-02-22 13:40:42 +00:00
MIR
MSP430
Nios2
NVPTX [DAGCombiner] Call ExtendUsesToFormExtLoad in (zext (and (load)))->(and (zextload)) even when the and does not have multiple uses 2018-02-15 20:20:32 +00:00
PowerPC [PowerPC] Do not produce invalid CTR loop with an FRem 2018-02-22 03:02:41 +00:00
RISCV [RISCV] Revert r324172 now r323991 was reverted 2018-02-17 18:17:47 +00:00
SPARC [Sparc] Include __tls_get_addr in symbol table for TLS calls to it 2018-02-21 15:25:26 +00:00
SystemZ Revert "[MachineCopyPropagation] Extend pass to do COPY source forwarding" 2018-02-17 03:05:33 +00:00
Thumb [ARM] Fix issue with large xor constants. 2018-02-22 09:38:57 +00:00
Thumb2 [ARM] Return true in enableMultipleCopyHints(). 2018-02-16 09:51:01 +00:00
WebAssembly
WinCFGuard
WinEH
X86 [X86][MMX] Generlize MMX_MOVD64rr combines to accept v4i16/v8i8 build vectors as well as v2i32 2018-02-21 23:07:30 +00:00
XCore