1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 03:02:36 +01:00
llvm-mirror/test/CodeGen/ARM/PR32721_ifcvt_triangle_unanalyzable.mir
Puyan Lotfi d4c615be8c Followup on Proposal to move MIR physical register namespace to '$' sigil.
Discussed here:

http://lists.llvm.org/pipermail/llvm-dev/2018-January/120320.html

In preparation for adding support for named vregs we are changing the sigil for
physical registers in MIR to '$' from '%'. This will prevent name clashes of
named physical register with named vregs.

llvm-svn: 323922
2018-01-31 22:04:26 +00:00

24 lines
379 B
YAML

# RUN: llc -mtriple=arm-apple-ios -run-pass=if-converter %s -o - | FileCheck %s
---
name: foo
body: |
bb.0:
B %bb.2
bb.1:
BX_RET 14, 0
bb.2:
Bcc %bb.1, 1, $cpsr
bb.3:
B %bb.1
...
# We should get a single block containing the BX_RET, with no successors at all
# CHECK: body:
# CHECK-NEXT: bb.0:
# CHECK-NEXT: BX_RET