1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-26 04:32:44 +01:00
llvm-mirror/test/CodeGen/Hexagon/bank-conflict-load.mir
Puyan Lotfi d4c615be8c Followup on Proposal to move MIR physical register namespace to '$' sigil.
Discussed here:

http://lists.llvm.org/pipermail/llvm-dev/2018-January/120320.html

In preparation for adding support for named vregs we are changing the sigil for
physical registers in MIR to '$' from '%'. This will prevent name clashes of
named physical register with named vregs.

llvm-svn: 323922
2018-01-31 22:04:26 +00:00

29 lines
615 B
YAML

# RUN: llc -march=hexagon -run-pass post-RA-sched %s -o - | FileCheck %s
# The two loads from %a ($r0) can cause a bank conflict. Check that they
# are not scheduled next to each other.
# CHECK: L2_loadri_io $r0, 8
# CHECK: L2_loadri_io killed $r1, 0
# CHECK: L2_loadri_io killed $r0, 12
--- |
define void @foo(i32* %a, i32* %b) {
ret void
}
...
---
name: foo
tracksRegLiveness: true
body: |
bb.0:
liveins: $r0, $r1
$r2 = L2_loadri_io $r0, 8 :: (load 4 from %ir.a)
$r3 = L2_loadri_io killed $r0, 12 :: (load 4 from %ir.a)
$r4 = L2_loadri_io killed $r1, 0 :: (load 4 from %ir.b)
...