1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-26 12:43:36 +01:00
llvm-mirror/test/CodeGen/Hexagon/newvaluejump-c4.mir
Puyan Lotfi d4c615be8c Followup on Proposal to move MIR physical register namespace to '$' sigil.
Discussed here:

http://lists.llvm.org/pipermail/llvm-dev/2018-January/120320.html

In preparation for adding support for named vregs we are changing the sigil for
physical registers in MIR to '$' from '%'. This will prevent name clashes of
named physical register with named vregs.

llvm-svn: 323922
2018-01-31 22:04:26 +00:00

49 lines
919 B
YAML

# RUN: llc -march=hexagon -run-pass hexagon-nvj %s -o - | FileCheck %s
---
# CHECK-LABEL: name: test0
# CHECK: J4_cmpeqi_f_jumpnv_t killed $r1, 0
name: test0
tracksRegLiveness: true
body: |
bb.0:
liveins: $r0
$r1 = A2_addi $r0, -1
$p0 = C4_cmpneqi killed $r1, 0
J2_jumpt killed $p0, %bb.1, implicit-def $pc
bb.1:
...
---
# CHECK-LABEL: name: test1
# CHECK: J4_cmpgti_f_jumpnv_t killed $r1, 27
name: test1
tracksRegLiveness: true
body: |
bb.0:
liveins: $r0
$r1 = A2_addi $r0, -1
$p0 = C4_cmpltei killed $r1, 27
J2_jumpt killed $p0, %bb.1, implicit-def $pc
bb.1:
...
---
# CHECK-LABEL: name: test2
# CHECK: J4_cmpgtui_f_jumpnv_t killed $r1, 31
name: test2
tracksRegLiveness: true
body: |
bb.0:
liveins: $r0
$r1 = A2_addi $r0, -1
$p0 = C4_cmplteui killed $r1, 31
J2_jumpt killed $p0, %bb.1, implicit-def $pc
bb.1:
...