mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-24 11:42:57 +01:00
e54da3bfa2
patterns emit a single LUi instruction instead of a pair of LUi and ORi. llvm-svn: 146900
44 lines
930 B
LLVM
44 lines
930 B
LLVM
; RUN: llc -march=mips64el -mcpu=mips64 < %s | FileCheck %s
|
|
|
|
define i32 @foo1() nounwind readnone {
|
|
entry:
|
|
; CHECK: foo1
|
|
; CHECK: lui ${{[0-9]+}}, 4660
|
|
; CHECK-NOT: ori
|
|
ret i32 305397760
|
|
}
|
|
|
|
define i64 @foo3() nounwind readnone {
|
|
entry:
|
|
; CHECK: foo3
|
|
; CHECK: lui $[[R0:[0-9]+]], 4660
|
|
; CHECK: ori ${{[0-9]+}}, $[[R0]], 22136
|
|
ret i64 305419896
|
|
}
|
|
|
|
define i64 @foo6() nounwind readnone {
|
|
entry:
|
|
; CHECK: foo6
|
|
; CHECK: ori ${{[0-9]+}}, $zero, 33332
|
|
ret i64 33332
|
|
}
|
|
|
|
define i64 @foo7() nounwind readnone {
|
|
entry:
|
|
; CHECK: foo7
|
|
; CHECK: daddiu ${{[0-9]+}}, $zero, -32204
|
|
ret i64 -32204
|
|
}
|
|
|
|
define i64 @foo9() nounwind readnone {
|
|
entry:
|
|
; CHECK: foo9
|
|
; CHECK: lui $[[R0:[0-9]+]], 4660
|
|
; CHECK: ori $[[R1:[0-9]+]], $[[R0]], 22136
|
|
; CHECK: dsll $[[R2:[0-9]+]], $[[R1]], 16
|
|
; CHECK: ori $[[R3:[0-9]+]], $[[R2]], 36882
|
|
; CHECK: dsll $[[R4:[0-9]+]], $[[R3]], 16
|
|
; CHECK: ori ${{[0-9]+}}, $[[R4]], 13398
|
|
ret i64 1311768467284833366
|
|
}
|