| .. |
|
AsmParser
|
[AMDGPU] Assembler: prevent parseDPPCtrlOps from eating invalid tokens
|
2016-04-21 13:14:24 +00:00 |
|
Disassembler
|
[NFC] Header cleanup
|
2016-04-18 09:17:29 +00:00 |
|
InstPrinter
|
[AMDGPU][llvm-mc] Support of Trap Handler registers (TTMP0..11 and TBA/TMA)git status
|
2016-04-13 16:18:41 +00:00 |
|
MCTargetDesc
|
[NFC] Header cleanup
|
2016-04-18 09:17:29 +00:00 |
|
TargetInfo
|
|
|
|
Utils
|
AMDGPU: allow specifying a workgroup size that needs to fit in a compute unit
|
2016-04-14 16:27:07 +00:00 |
|
AMDGPU.h
|
AMDGPU: Remove SIFixSGPRLiveRanges pass
|
2016-04-14 17:42:29 +00:00 |
|
AMDGPU.td
|
[AMDGPU] Add insert nops pass based on subtarget features instead of cl::opt
|
2016-04-18 16:28:23 +00:00 |
|
AMDGPUAlwaysInlinePass.cpp
|
|
|
|
AMDGPUAnnotateKernelFeatures.cpp
|
AMDGPU: Stop checking intrinsics not used by HSA for dispatch-ptr
|
2016-01-30 05:10:59 +00:00 |
|
AMDGPUAnnotateUniformValues.cpp
|
AMDGPU/SI: Detect uniform branches and emit s_cbranch instructions
|
2016-02-12 23:45:29 +00:00 |
|
AMDGPUAsmPrinter.cpp
|
AMDGPU/SI: SGPR accounting in getSIProgramInfo must ignore exec_lo/hi
|
2016-04-19 21:58:17 +00:00 |
|
AMDGPUAsmPrinter.h
|
AMDGPU: R600 code splitting cleanup
|
2016-03-11 08:00:27 +00:00 |
|
AMDGPUCallingConv.td
|
AMDGPU: Add a shader calling convention
|
2016-04-06 19:40:20 +00:00 |
|
AMDGPUCallLowering.cpp
|
AMDGPU: Add skeleton GlobalIsel implementation
|
2016-04-14 19:09:28 +00:00 |
|
AMDGPUCallLowering.h
|
AMDGPU: Add skeleton GlobalIsel implementation
|
2016-04-14 19:09:28 +00:00 |
|
AMDGPUFrameLowering.cpp
|
|
|
|
AMDGPUFrameLowering.h
|
|
|
|
AMDGPUInstrInfo.cpp
|
|
|
|
AMDGPUInstrInfo.h
|
AMDGPU: Add SIWholeQuadMode pass
|
2016-03-21 20:28:33 +00:00 |
|
AMDGPUInstrInfo.td
|
AMDGPU: Implement {BUFFER,FLAT}_ATOMIC_CMPSWAP{,_X2}
|
2016-04-01 18:27:37 +00:00 |
|
AMDGPUInstructions.td
|
AMDGPU: Implement canonicalize
|
2016-04-14 01:42:16 +00:00 |
|
AMDGPUIntrinsicInfo.cpp
|
|
|
|
AMDGPUIntrinsicInfo.h
|
AMDGPU: R600 code splitting cleanup
|
2016-03-11 08:00:27 +00:00 |
|
AMDGPUIntrinsics.td
|
AMDGPU: Remove bfi and bfm intrinsics
|
2016-02-08 19:06:01 +00:00 |
|
AMDGPUISelDAGToDAG.cpp
|
[StructurizeCFG] Annotate branches that were treated as uniform
|
2016-04-14 17:42:35 +00:00 |
|
AMDGPUISelLowering.cpp
|
AMDGPU: Remove custom load/store scalarization
|
2016-04-14 23:31:26 +00:00 |
|
AMDGPUISelLowering.h
|
AMDGPU: Remove custom load/store scalarization
|
2016-04-14 23:31:26 +00:00 |
|
AMDGPUMachineFunction.cpp
|
AMDGPU: Add a shader calling convention
|
2016-04-06 19:40:20 +00:00 |
|
AMDGPUMachineFunction.h
|
AMDGPU: Add a shader calling convention
|
2016-04-06 19:40:20 +00:00 |
|
AMDGPUMCInstLower.cpp
|
AMDGPU: Verify instructions in non-debug builds as well
|
2016-03-16 09:10:42 +00:00 |
|
AMDGPUMCInstLower.h
|
AMDGPU: R600 code splitting cleanup
|
2016-03-11 08:00:27 +00:00 |
|
AMDGPUOpenCLImageTypeLoweringPass.cpp
|
[NFC] Header cleanup
|
2016-04-18 09:17:29 +00:00 |
|
AMDGPUPromoteAlloca.cpp
|
AMDGPU: allow specifying a workgroup size that needs to fit in a compute unit
|
2016-04-14 16:27:07 +00:00 |
|
AMDGPURegisterInfo.cpp
|
|
|
|
AMDGPURegisterInfo.h
|
AMDGPU: R600 code splitting cleanup
|
2016-03-11 08:00:27 +00:00 |
|
AMDGPURegisterInfo.td
|
|
|
|
AMDGPUSubtarget.cpp
|
[AMDGPU] Add insert nops pass based on subtarget features instead of cl::opt
|
2016-04-18 16:28:23 +00:00 |
|
AMDGPUSubtarget.h
|
[AMDGPU] Add insert nops pass based on subtarget features instead of cl::opt
|
2016-04-18 16:28:23 +00:00 |
|
AMDGPUTargetMachine.cpp
|
[AMDGPU] Add insert nops pass based on subtarget features instead of cl::opt
|
2016-04-18 16:28:23 +00:00 |
|
AMDGPUTargetMachine.h
|
AMDGPU: R600 code splitting cleanup
|
2016-03-11 08:00:27 +00:00 |
|
AMDGPUTargetObjectFile.cpp
|
|
|
|
AMDGPUTargetObjectFile.h
|
|
|
|
AMDGPUTargetTransformInfo.cpp
|
AMDGPU: Add a shader calling convention
|
2016-04-06 19:40:20 +00:00 |
|
AMDGPUTargetTransformInfo.h
|
AMDGPU: Partially implement getArithmeticInstrCost for FP ops
|
2016-03-25 01:00:32 +00:00 |
|
AMDILCFGStructurizer.cpp
|
Bug 20810: Use report_fatal_error instead of unreachable
|
2016-03-02 03:33:55 +00:00 |
|
AMDKernelCodeT.h
|
[AMDGPU] fix amd_kernel_code_t bit field position as per spec (added missing reserved fields)
|
2016-02-24 10:54:25 +00:00 |
|
CaymanInstructions.td
|
|
|
|
CIInstructions.td
|
AMDGPU: Implement i64 global atomics
|
2016-04-12 14:05:11 +00:00 |
|
CMakeLists.txt
|
AMDGPU: Add skeleton GlobalIsel implementation
|
2016-04-14 19:09:28 +00:00 |
|
EvergreenInstructions.td
|
|
|
|
LLVMBuild.txt
|
[AMDGPU] Disassembler: Added basic disassembler for AMDGPU target
|
2016-02-18 03:42:32 +00:00 |
|
Processors.td
|
AMDGPU/SI: Add Polaris support
|
2016-03-24 15:31:05 +00:00 |
|
R600ClauseMergePass.cpp
|
|
|
|
R600ControlFlowFinalizer.cpp
|
AMDGPU: Add a shader calling convention
|
2016-04-06 19:40:20 +00:00 |
|
R600Defines.h
|
AMDGPU: R600 code splitting cleanup
|
2016-03-11 08:00:27 +00:00 |
|
R600EmitClauseMarkers.cpp
|
|
|
|
R600ExpandSpecialInstrs.cpp
|
|
|
|
R600InstrFormats.td
|
|
|
|
R600InstrInfo.cpp
|
AMDGPU: Add a shader calling convention
|
2016-04-06 19:40:20 +00:00 |
|
R600InstrInfo.h
|
[NFC] Header cleanup
|
2016-04-18 09:17:29 +00:00 |
|
R600Instructions.td
|
AMDGPU: Rename intrinsic to better match instruction name
|
2016-02-13 01:03:00 +00:00 |
|
R600Intrinsics.td
|
|
|
|
R600ISelLowering.cpp
|
AMDGPU: Remove custom load/store scalarization
|
2016-04-14 23:31:26 +00:00 |
|
R600ISelLowering.h
|
AMDGPU: R600 code splitting cleanup
|
2016-03-11 08:00:27 +00:00 |
|
R600MachineFunctionInfo.cpp
|
|
|
|
R600MachineFunctionInfo.h
|
[NFC] Header cleanup
|
2016-04-18 09:17:29 +00:00 |
|
R600MachineScheduler.cpp
|
|
|
|
R600MachineScheduler.h
|
AMDGPU: R600 code splitting cleanup
|
2016-03-11 08:00:27 +00:00 |
|
R600OptimizeVectorRegisters.cpp
|
|
|
|
R600Packetizer.cpp
|
AMDGPU: Simplify boolean conditional return statements
|
2016-03-02 23:00:21 +00:00 |
|
R600RegisterInfo.cpp
|
|
|
|
R600RegisterInfo.h
|
AMDGPU: R600 code splitting cleanup
|
2016-03-11 08:00:27 +00:00 |
|
R600RegisterInfo.td
|
|
|
|
R600Schedule.td
|
|
|
|
R600TextureIntrinsicsReplacer.cpp
|
|
|
|
R700Instructions.td
|
|
|
|
SIAnnotateControlFlow.cpp
|
[StructurizeCFG] Annotate branches that were treated as uniform
|
2016-04-14 17:42:35 +00:00 |
|
SIDefines.h
|
AMDGPU: R600 code splitting cleanup
|
2016-03-11 08:00:27 +00:00 |
|
SIFixControlFlowLiveIntervals.cpp
|
|
|
|
SIFixSGPRCopies.cpp
|
|
|
|
SIFoldOperands.cpp
|
AMDGPU: Fix passes depending on dominator tree for no reason
|
2016-02-11 06:15:34 +00:00 |
|
SIFrameLowering.cpp
|
AMDGPU/SI: Don't try to move scratch wave offset when there are no free SGPRs
|
2016-03-03 03:45:09 +00:00 |
|
SIFrameLowering.h
|
|
|
|
SIInsertNopsPass.cpp
|
[AMDGPU] Add insert nops pass based on subtarget features instead of cl::opt
|
2016-04-18 16:28:23 +00:00 |
|
SIInsertWaits.cpp
|
AMDGPU/SI: Insert wait states required after v_readfirstlane on SI
|
2016-04-12 18:40:43 +00:00 |
|
SIInstrFormats.td
|
[AMDGPU] fix MADAK/MADMK instructions operand namings to match encoding fields.
|
2016-04-01 13:13:12 +00:00 |
|
SIInstrInfo.cpp
|
AMDGPU: Guard VOPC instructions against incorrect commute
|
2016-04-19 21:58:22 +00:00 |
|
SIInstrInfo.h
|
[MachineScheduler]Add support for store clustering
|
2016-04-15 14:58:38 +00:00 |
|
SIInstrInfo.td
|
AMDGPU: Add atomic_inc + atomic_dec intrinsics
|
2016-04-12 14:05:04 +00:00 |
|
SIInstructions.td
|
Add IntrWrite[Arg]Mem intrinsic property
|
2016-04-19 21:58:33 +00:00 |
|
SIIntrinsics.td
|
|
|
|
SIISelLowering.cpp
|
[NFC] Header cleanup
|
2016-04-18 09:17:29 +00:00 |
|
SIISelLowering.h
|
AMDGPU: Implement canonicalize
|
2016-04-14 01:42:16 +00:00 |
|
SILoadStoreOptimizer.cpp
|
Test commit access
|
2016-03-29 15:15:44 +00:00 |
|
SILowerControlFlow.cpp
|
AMDGPU: Add a shader calling convention
|
2016-04-06 19:40:20 +00:00 |
|
SILowerI1Copies.cpp
|
AMDGPU: Fix passes depending on dominator tree for no reason
|
2016-02-11 06:15:34 +00:00 |
|
SIMachineFunctionInfo.cpp
|
AMDGPU: allow specifying a workgroup size that needs to fit in a compute unit
|
2016-04-14 16:27:07 +00:00 |
|
SIMachineFunctionInfo.h
|
AMDGPU: allow specifying a workgroup size that needs to fit in a compute unit
|
2016-04-14 16:27:07 +00:00 |
|
SIMachineScheduler.cpp
|
[TII] Allow getMemOpBaseRegImmOfs() to accept negative offsets. NFC.
|
2016-03-09 16:00:35 +00:00 |
|
SIMachineScheduler.h
|
AMDGPU: R600 code splitting cleanup
|
2016-03-11 08:00:27 +00:00 |
|
SIRegisterInfo.cpp
|
Silence some "initialized but unused" warnings from MSVC -- the function being called is a static function, so there's no need for an instance variable. NFC.
|
2016-04-18 14:47:19 +00:00 |
|
SIRegisterInfo.h
|
AMDGPU: Enable LocalStackSlotAllocation pass
|
2016-04-16 02:13:37 +00:00 |
|
SIRegisterInfo.td
|
AMDGPU/SI: Assembler: improvements to support trap handlers.
|
2016-04-20 09:34:48 +00:00 |
|
SISchedule.td
|
AMDGPU/SI: Improve MachineSchedModel definition
|
2016-03-30 16:35:13 +00:00 |
|
SIShrinkInstructions.cpp
|
AMDGPU: Use s_addk_i32 / s_mulk_i32
|
2016-04-16 01:46:49 +00:00 |
|
SITypeRewriter.cpp
|
AMDGPU: Add a shader calling convention
|
2016-04-06 19:40:20 +00:00 |
|
SIWholeQuadMode.cpp
|
AMDGPU: Add a shader calling convention
|
2016-04-06 19:40:20 +00:00 |
|
VIInstrFormats.td
|
[AMDGPU] Fix SMEM instructions encoding/operand namings
|
2016-03-10 13:06:08 +00:00 |
|
VIInstructions.td
|
[AMDGPU] Assembler: change v_madmk operands to have same order as mad.
|
2016-03-11 09:27:25 +00:00 |
63ee8a0dc2