mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-21 20:12:56 +02:00
b9ecf8a3ee
This commit changes the interface of the vld[1234], vld[234]lane, and vst[1234], vst[234]lane ARM neon intrinsics and associates an address space with the pointer that these intrinsics take. This changes, e.g., <2 x i32> @llvm.arm.neon.vld1.v2i32(i8*, i32) to <2 x i32> @llvm.arm.neon.vld1.v2i32.p0i8(i8*, i32) This change ensures that address spaces are fully taken into account in the ARM target during lowering of interleaved loads and stores. Differential Revision: http://reviews.llvm.org/D12985 llvm-svn: 248887
20 lines
895 B
LLVM
20 lines
895 B
LLVM
; RUN: llc -mtriple=arm-eabi -mattr=+neon %s -o /dev/null
|
|
; rdar://8084742
|
|
|
|
%struct.__int8x8x2_t = type { [2 x <8 x i8>] }
|
|
|
|
define void @foo(%struct.__int8x8x2_t* nocapture %a, i8* %b) nounwind {
|
|
entry:
|
|
%0 = bitcast %struct.__int8x8x2_t* %a to i128* ; <i128*> [#uses=1]
|
|
%srcval = load i128, i128* %0, align 8 ; <i128> [#uses=2]
|
|
%tmp6 = trunc i128 %srcval to i64 ; <i64> [#uses=1]
|
|
%tmp8 = lshr i128 %srcval, 64 ; <i128> [#uses=1]
|
|
%tmp9 = trunc i128 %tmp8 to i64 ; <i64> [#uses=1]
|
|
%tmp16.i = bitcast i64 %tmp6 to <8 x i8> ; <<8 x i8>> [#uses=1]
|
|
%tmp20.i = bitcast i64 %tmp9 to <8 x i8> ; <<8 x i8>> [#uses=1]
|
|
tail call void @llvm.arm.neon.vst2.p0i8.v8i8(i8* %b, <8 x i8> %tmp16.i, <8 x i8> %tmp20.i, i32 1) nounwind
|
|
ret void
|
|
}
|
|
|
|
declare void @llvm.arm.neon.vst2.p0i8.v8i8(i8*, <8 x i8>, <8 x i8>, i32) nounwind
|