mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-25 12:12:47 +01:00
81bb5f99ad
The data layout strings do not have any effect on llc tests and will become misleadingly out of date as we continue to update the canonical data layout, so remove them from the tests. Differential Revision: https://reviews.llvm.org/D105842
34 lines
1.5 KiB
LLVM
34 lines
1.5 KiB
LLVM
; RUN: llc < %s -asm-verbose=false -relocation-model=pic -fast-isel -wasm-disable-explicit-locals -wasm-keep-registers -mattr=+atomics,+sign-ext | FileCheck %s
|
|
; RUN: llc < %s -asm-verbose=false -relocation-model=pic -fast-isel=false -wasm-disable-explicit-locals -wasm-keep-registers -mattr=+atomics,+sign-ext | FileCheck %s
|
|
|
|
; Test that atomic operations in PIC mode. Specifically we verify
|
|
; that atomic operations on global address load addres via @GOT or
|
|
; @MBREL relocations.
|
|
|
|
target triple = "wasm32-unknown-emscripten"
|
|
|
|
@external_global = external global i32
|
|
@hidden_global = external hidden global i32
|
|
|
|
define i32 @rmw_add_external_global() {
|
|
; CHECK-LABEL: rmw_add_external_global:
|
|
; CHECK: global.get $push[[L0:[0-9]+]]=, external_global@GOT{{$}}
|
|
; CHECK-NEXT: i32.const $push[[L1:[0-9]+]]=, 42{{$}}
|
|
; CHECK-NEXT: i32.atomic.rmw.add $push[[L2:[0-9]+]]=, 0($pop[[L0]]), $pop[[L1]]{{$}}
|
|
; CHECK-NEXT: end_function
|
|
%1 = atomicrmw add i32* @external_global, i32 42 seq_cst
|
|
ret i32 %1
|
|
}
|
|
|
|
define i32 @rmw_add_hidden_global() {
|
|
; CHECK-LABEL: rmw_add_hidden_global:
|
|
; CHECK: global.get $push[[L0:[0-9]+]]=, __memory_base{{$}}
|
|
; CHECK-NEXT: i32.const $push[[L1:[0-9]+]]=, hidden_global@MBREL{{$}}
|
|
; CHECK-NEXT: i32.add $push[[L2:[0-9]+]]=, $pop[[L0]], $pop[[L1]]{{$}}
|
|
; CHECK-NEXT: i32.const $push[[L3:[0-9]+]]=, 42{{$}}
|
|
; CHECK-NEXT: i32.atomic.rmw.add $push[[L4:[0-9]+]]=, 0($pop[[L2]]), $pop[[L3]]{{$}}
|
|
; CHECK-NEXT: end_function
|
|
%1 = atomicrmw add i32* @hidden_global, i32 42 seq_cst
|
|
ret i32 %1
|
|
}
|