mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-25 12:12:47 +01:00
b7fc1f8c1c
These will be optimized by upcoming patches. The tests are primarily not being optimized due to the lack of support for saturating vector arithmetic in the RISC-V backend. On top of that, however, a large percentage of the scalable-vector tests are also lacking support in the DAGCombiner: either in `ISD::matchBinaryPredicate` or due to checks specifically for `BUILD_VECTOR` and not `SPLAT_VECTOR`. Reviewed By: craig.topper Differential Revision: https://reviews.llvm.org/D106649 |
||
|---|---|---|
| .. | ||
| AArch64 | ||
| AMDGPU | ||
| ARC | ||
| ARM | ||
| AVR | ||
| BPF | ||
| Generic | ||
| Hexagon | ||
| Inputs | ||
| Lanai | ||
| M68k | ||
| Mips | ||
| MIR | ||
| MSP430 | ||
| NVPTX | ||
| PowerPC | ||
| RISCV | ||
| SPARC | ||
| SystemZ | ||
| Thumb | ||
| Thumb2 | ||
| VE | ||
| WebAssembly | ||
| WinCFGuard | ||
| WinEH | ||
| X86 | ||
| XCore | ||