1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 19:52:54 +01:00
llvm-mirror/test/CodeGen/Hexagon/unreachable-mbb-phi-subreg.mir
Puyan Lotfi d4c615be8c Followup on Proposal to move MIR physical register namespace to '$' sigil.
Discussed here:

http://lists.llvm.org/pipermail/llvm-dev/2018-January/120320.html

In preparation for adding support for named vregs we are changing the sigil for
physical registers in MIR to '$' from '%'. This will prevent name clashes of
named physical register with named vregs.

llvm-svn: 323922
2018-01-31 22:04:26 +00:00

25 lines
543 B
YAML

# RUN: llc -march=hexagon -run-pass unreachable-mbb-elimination %s -o - | FileCheck %s
---
name: fred
tracksRegLiveness: true
body: |
bb.0:
liveins: $d0
successors: %bb.2
%0 : doubleregs = COPY $d0
J2_jump %bb.2, implicit-def $pc
bb.1:
successors: %bb.2
A2_nop
bb.2:
; Make sure that the subregister from the PHI operand is preserved.
; CHECK: %[[REG:[0-9]+]]:intregs = COPY %0.isub_lo
; CHECK: $r0 = COPY %[[REG]]
%1 : intregs = PHI %0.isub_lo, %bb.0, %0.isub_hi, %bb.1
$r0 = COPY %1
...