mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-24 03:33:20 +01:00
1594297410
By default, the behavior of IT block generation will be determinated dynamically base on the arch (armv8 vs armv7). This patch adds backend options: -arm-restrict-it and -arm-no-restrict-it. The former one restricts the generation of IT blocks (the same behavior as thumbv8) for both arches. The later one allows the generation of legacy IT block (the same behavior as ARMv7 Thumb2) for both arches. Clang will support -mrestrict-it and -mno-restrict-it, which is compatible with GCC. llvm-svn: 194592
18 lines
539 B
LLVM
18 lines
539 B
LLVM
; RUN: llc < %s -mtriple=thumbv8 -mattr=+neon | FileCheck %s
|
|
; RUN: llc < %s -mtriple=thumbv7 -mattr=+neon -arm-restrict-it | FileCheck %s
|
|
|
|
;CHECK-LABEL: select_s_v_v:
|
|
;CHECK-NOT: it
|
|
;CHECK: bx
|
|
define <16 x i8> @select_s_v_v(i32 %avail, i8* %bar) {
|
|
entry:
|
|
%vld1 = call <16 x i8> @llvm.arm.neon.vld1.v16i8(i8* %bar, i32 1)
|
|
%and = and i32 %avail, 1
|
|
%tobool = icmp eq i32 %and, 0
|
|
%vld1. = select i1 %tobool, <16 x i8> %vld1, <16 x i8> zeroinitializer
|
|
ret <16 x i8> %vld1.
|
|
}
|
|
|
|
declare <16 x i8> @llvm.arm.neon.vld1.v16i8(i8* , i32 )
|
|
|