1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 11:42:57 +01:00
llvm-mirror/test/CodeGen/SPARC/imm.ll
Daniel Cederman cfc303a827 [Sparc] Use synthetic instruction clr to zero register instead of sethi
Using `clr reg`/`mov %g0, reg`/`or %g0, %g0, reg` to zero a register
looks much better than `sethi 0, reg`.

Reviewers: jyknight, venkatra

Reviewed By: jyknight

Subscribers: eraman, fedor.sergeev, jrtc27, llvm-commits

Differential Revision: https://reviews.llvm.org/D45810

llvm-svn: 330396
2018-04-20 07:47:12 +00:00

47 lines
1019 B
LLVM

; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=sparc | FileCheck %s -check-prefix=SPARC
; Materializing constants
define i32 @zero() nounwind {
; SPARC-LABEL: zero:
; SPARC: ! %bb.0:
; SPARC-NEXT: retl
; SPARC-NEXT: mov %g0, %o0
ret i32 0
}
define i32 @pos_small() nounwind {
; SPARC-LABEL: pos_small:
; SPARC: ! %bb.0:
; SPARC-NEXT: retl
; SPARC-NEXT: mov 2047, %o0
ret i32 2047
}
define i32 @neg_small() nounwind {
; SPARC-LABEL: neg_small:
; SPARC: ! %bb.0:
; SPARC-NEXT: retl
; SPARC-NEXT: mov -2047, %o0
ret i32 -2047
}
define i32 @pos_i32() nounwind {
; SPARC-LABEL: pos_i32:
; SPARC: ! %bb.0:
; SPARC-NEXT: sethi 1695242, %o0
; SPARC-NEXT: retl
; SPARC-NEXT: or %o0, 751, %o0
ret i32 1735928559
}
define i32 @neg_i32() nounwind {
; SPARC-LABEL: neg_i32:
; SPARC: ! %bb.0:
; SPARC-NEXT: sethi 3648367, %o0
; SPARC-NEXT: retl
; SPARC-NEXT: or %o0, 751, %o0
ret i32 -559038737
}