Jessica Paquette 25996ee31a MachineFunctionInfo for AArch64 in MIR ...

Starting with hasRedZone adding MachineFunctionInfo to be put in the YAML for MIR files.

Split out of: D78062

Based on implementation for MachineFunctionInfo for WebAssembly

Differential Revision: https://reviews.llvm.org/D78173

Patch by Andrew Litteken! (AndrewLitteken)

2020-04-17 15:16:59 -07:00

..

addrspace-memoperands.mir

[MIR-Canon] Add support for rewriting VRegs that are typed but don't have an RC.

2019-05-30 18:06:28 +00:00

atomic-memoperands.mir

…

cfi.mir

…

empty-MF.mir

[MIR-Canon] Fixing case where MachineFunction is empty.

2019-05-30 21:37:25 +00:00

expected-target-flag-name.mir

…

function-info-noredzone-present.mir

MachineFunctionInfo for AArch64 in MIR

2020-04-17 15:16:59 -07:00

generic-virtual-registers-error.mir

…

generic-virtual-registers-with-regbank-error.mir

…

intrinsics.mir

…

invalid-target-flag-name.mir

…

invalid-target-memoperands.mir

…

lit.local.cfg

…

mir-canon-constant-pool-hash.mir

[llvm][MIRVRegNamer] Avoid collisions across constant pool indices.

2020-03-10 01:13:20 -04:00

mirCanonCopyCopyProp.mir

[MIRNamer]: Make the check lines in the test robust with regex.

2019-11-16 22:58:45 -08:00

mirCanonIdempotent.mir

[MIRNamer]: Make the check lines in the test robust with regex.

2019-11-16 22:58:45 -08:00

mirnamer.mir

[MIRNamer]: Make the check lines in the test robust with regex.

2019-11-16 22:58:45 -08:00

multiple-lhs-operands.mir

[MIR-Canon] Skip the first N vreg names lazily.

2019-05-31 06:02:38 +00:00

namedvregs.mir

…

parse-low-level-type-invalid0.mir

…

parse-low-level-type-invalid1.mir

…

parse-low-level-type-invalid2.mir

…

parse-low-level-type-invalid3.mir

…

parse-low-level-type-invalid4.mir

MIR: Validate LLT types when parsing

2019-02-04 22:59:56 +00:00

parse-low-level-type-invalid5.mir

MIR: Validate LLT types when parsing

2019-02-04 22:59:56 +00:00

parse-low-level-type-invalid6.mir

MIR: Validate LLT types when parsing

2019-02-04 22:59:56 +00:00

parse-low-level-type-invalid7.mir

MIR: Validate LLT types when parsing

2019-02-04 22:59:56 +00:00

parse-low-level-type-invalid8.mir

MIR: Validate LLT types when parsing

2019-02-04 22:59:56 +00:00

parse-low-level-type-invalid9.mir

MIR: Validate LLT types when parsing

2019-02-04 22:59:56 +00:00

parse-low-level-type-invalid10.mir

MIR: Validate LLT types when parsing

2019-02-04 22:59:56 +00:00

parse-shufflemask-invalid0.mir

GlobalISel: Change representation of shuffle masks

2019-08-13 15:34:38 +00:00

parse-shufflemask-invalid1.mir

GlobalISel: Change representation of shuffle masks

2019-08-13 15:34:38 +00:00

parse-shufflemask-invalid2.mir

GlobalISel: Change representation of shuffle masks

2019-08-13 15:34:38 +00:00

parse-shufflemask-invalid3.mir

GlobalISel: Change representation of shuffle masks

2019-08-13 15:34:38 +00:00

parse-shufflemask.mir

GlobalISel: Add more verifier checks for G_SHUFFLE_VECTOR

2019-08-13 15:52:21 +00:00

print-parse-overloaded-intrinsics.mir

…

print-parse-vector-of-pointers-llt.mir

…

print-parse-verify-failedISel-property.mir

[Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing

2019-09-11 11:16:48 +00:00

register-operand-bank.mir

…

return-address-signing.mir

[Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing

2019-09-11 11:16:48 +00:00

stack-object-local-offset.mir

Describe stack-id as an enum

2019-06-17 09:13:29 +00:00

swp.mir

[Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing

2019-09-11 11:16:48 +00:00

target-flags.mir

…

target-memoperands.mir

…