Duncan Sands 276b736496 Fix PR3393, which amounts to a bug in the expensive ... checking logic. Rather than make the checking more complicated, I've tweaked some logic to make things conform to how the checking thought things ought to be, since this results in a simpler "mental model". llvm-svn: 63048		2009-01-26 21:54:18 +00:00
..
CallingConvLower.cpp	Add "inreg" field to CallSDNode (doesn't increase	2008-09-26 19:31:26 +00:00
CMakeLists.txt	Experimental post-pass scheduling support. Post-pass scheduling	2008-11-19 23:18:57 +00:00
DAGCombiner.cpp	Take the next steps in making SDUse more consistent with LLVM Use, and	2009-01-26 04:35:06 +00:00
FastISel.cpp	Eliminate a couple of fields from TargetRegisterClass: SubRegClasses and SuperRegClasses. These are not necessary. Also eliminate getSubRegisterRegClass and getSuperRegisterRegClass. These are slow and their results can change if register file names change. Just use TargetLowering::getRegClassFor() to get the right TargetRegisterClass instead.	2009-01-22 09:10:11 +00:00
LegalizeDAG.cpp	Fix an indent and a typo.	2009-01-24 22:12:48 +00:00
LegalizeFloatTypes.cpp	Cleanup whitespace and comments, and tweak some	2009-01-21 09:00:29 +00:00
LegalizeIntegerTypes.cpp	Cleanup whitespace and comments, and tweak some	2009-01-21 09:00:29 +00:00
LegalizeTypes.cpp	Fix PR3393, which amounts to a bug in the expensive	2009-01-26 21:54:18 +00:00
LegalizeTypes.h	Fix PR3393, which amounts to a bug in the expensive	2009-01-26 21:54:18 +00:00
LegalizeTypesGeneric.cpp	Preserve SourceValue information when lowering produces multiple loads from	2008-12-16 18:25:36 +00:00
LegalizeVectorTypes.cpp	Added missing support to widen an operand from a bit convert.	2009-01-15 22:43:38 +00:00
Makefile	Removed trailing whitespace from Makefiles.	2009-01-09 16:44:42 +00:00
ScheduleDAGFast.cpp	Move a few containers out of ScheduleDAGInstrs::BuildSchedGraph	2009-01-15 19:20:50 +00:00
ScheduleDAGList.cpp	Initial hazard recognizer support in post-pass scheduling. This includes	2009-01-16 01:33:36 +00:00
ScheduleDAGRRList.cpp	Move a few containers out of ScheduleDAGInstrs::BuildSchedGraph	2009-01-15 19:20:50 +00:00
ScheduleDAGSDNodes.cpp	CreateVirtualRegisters does trivial copy coalescing. If a node def is used by a single CopyToReg, it reuses the virtual register assigned to the CopyToReg. This won't work for SDNode that is a clone or is itself cloned. Disable this optimization for those nodes or it can end up with non-SSA machine instructions.	2009-01-16 20:57:18 +00:00
ScheduleDAGSDNodesEmit.cpp	Eliminate a couple of fields from TargetRegisterClass: SubRegClasses and SuperRegClasses. These are not necessary. Also eliminate getSubRegisterRegClass and getSuperRegisterRegClass. These are slow and their results can change if register file names change. Just use TargetLowering::getRegClassFor() to get the right TargetRegisterClass instead.	2009-01-22 09:10:11 +00:00
SelectionDAG.cpp	Take the next steps in making SDUse more consistent with LLVM Use, and	2009-01-26 04:35:06 +00:00
SelectionDAGBuild.cpp	During bittest switch lowering emit shift in the test block, which should (theoretically)	2009-01-26 19:26:01 +00:00
SelectionDAGBuild.h	Initial checkin of APInt'ififcation of switch lowering	2008-12-23 22:25:27 +00:00
SelectionDAGISel.cpp	Change TargetInstrInfo::isMoveInstr to return source and destination sub-register indices as well.	2009-01-20 19:12:24 +00:00
SelectionDAGPrinter.cpp	Use DebugInfo interface to lower dbg_* intrinsics.	2009-01-13 00:35:13 +00:00
TargetLowering.cpp	Add SelectionDAG::getNOT method to construct bitwise NOT operations,	2009-01-22 17:39:32 +00:00