Matt Arsenault
2b606d0a39
AMDGPU: Combine directly on mul24 intrinsics ...
The problem these are supposed to work around can occur before the
intrinsics are lowered into the nodes. Try to directly simplify them
so they are matched before the bit assert operations can be optimized
out.
llvm-svn: 369994
2019-08-27 00:18:09 +00:00
2019-08-26 23:57:27 +00:00
2019-08-15 15:54:37 +00:00
2019-08-21 21:00:16 +00:00
2019-08-23 19:59:23 +00:00
2019-07-03 22:40:07 +00:00
2019-08-26 20:59:44 +00:00
2019-08-25 01:09:11 +00:00
2019-06-04 19:10:08 +00:00
2019-08-26 21:42:51 +00:00
2019-08-15 15:54:37 +00:00
2019-08-24 06:49:51 +00:00
2019-02-11 22:01:13 +00:00
2019-06-22 01:50:21 +00:00
2019-08-08 22:09:18 +00:00
2019-08-23 19:59:23 +00:00
2019-08-25 15:17:25 +00:00
2019-08-22 13:32:17 +00:00
2019-08-21 23:57:57 +00:00
2019-08-23 09:31:07 +00:00
2019-08-15 15:54:37 +00:00
2019-08-21 17:00:57 +00:00
2019-08-26 15:54:16 +00:00
2019-08-23 19:59:23 +00:00
2019-08-23 19:59:23 +00:00
2019-08-15 15:54:37 +00:00
2019-08-27 00:18:09 +00:00
2019-04-25 10:08:31 +00:00
2019-08-16 15:30:48 +00:00
2019-08-23 11:18:11 +00:00
2019-08-26 22:15:50 +00:00
2019-08-22 19:43:27 +00:00
2019-08-15 15:54:37 +00:00
2019-07-11 22:08:35 +00:00
2019-07-03 22:40:07 +00:00
2b606d0a39