1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 03:33:20 +01:00
llvm-mirror/test/CodeGen/Hexagon/cext-opt-range-offset.mir
Puyan Lotfi d4c615be8c Followup on Proposal to move MIR physical register namespace to '$' sigil.
Discussed here:

http://lists.llvm.org/pipermail/llvm-dev/2018-January/120320.html

In preparation for adding support for named vregs we are changing the sigil for
physical registers in MIR to '$' from '%'. This will prevent name clashes of
named physical register with named vregs.

llvm-svn: 323922
2018-01-31 22:04:26 +00:00

44 lines
963 B
YAML

# RUN: llc -march=hexagon -run-pass hexagon-cext-opt %s -o - | FileCheck %s
# Check that this testcase does not crash.
# CHECK: L4_and_memopw_io
---
name: fred
tracksRegLiveness: true
registers:
- { id: 0, class: intregs }
- { id: 1, class: intregs }
- { id: 2, class: intregs }
- { id: 3, class: intregs }
- { id: 4, class: predregs }
- { id: 5, class: intregs }
- { id: 6, class: intregs }
body: |
bb.0:
successors: %bb.1
%0 = A2_tfrsi -360184608
%1 = L2_loadri_io %0, -1024
bb.1:
successors: %bb.2
%2 = A2_tfrsi -234944641
%3 = A2_tfrsi -360185632
L4_and_memopw_io %3, 0, %2
bb.2:
successors: %bb.3, %bb.4
%4 = IMPLICIT_DEF
J2_jumpt %4, %bb.4, implicit-def $pc
J2_jump %bb.3, implicit-def $pc
bb.3:
successors: %bb.4
bb.4:
successors: %bb.4
%5 = A2_tfrsi -234944521
%6 = A2_tfrsi -360185632
L4_and_memopw_io %6, 0, %5
...