mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-19 02:52:53 +02:00
c168815f4b
Summary: The -mcpu=mips16 option caused the Integrated Assembler to crash because it couldn't figure out the architecture revision number to write to the .MIPS.abiflags section. This CPU definition has been removed because, like microMIPS, MIPS16 is an ASE to a base architecture. Reviewers: vkalintiris Subscribers: rkotler, llvm-commits, dsanders Differential Revision: http://reviews.llvm.org/D13656 llvm-svn: 250407
25 lines
785 B
LLVM
25 lines
785 B
LLVM
; RUN: llc -mtriple=mipsel-linux-gnu -march=mipsel -mattr=mips16 -relocation-model=pic -mips16-constant-islands=false -O3 < %s | FileCheck %s -check-prefix=16
|
|
|
|
@.str = private unnamed_addr constant [4 x i8] c"%i\0A\00", align 1
|
|
|
|
define i32 @main() nounwind {
|
|
entry:
|
|
%call = tail call i32 (i8*, ...) @printf(i8* getelementptr inbounds ([4 x i8], [4 x i8]* @.str, i32 0, i32 0), i32 1075344593) nounwind
|
|
; 16: lw ${{[0-9]+}}, 1f
|
|
; 16: b 2f
|
|
; 16: .align 2
|
|
; 16: 1: .word 1075344593
|
|
; 16: 2:
|
|
|
|
%call1 = tail call i32 (i8*, ...) @printf(i8* getelementptr inbounds ([4 x i8], [4 x i8]* @.str, i32 0, i32 0), i32 -1075344593) nounwind
|
|
|
|
; 16: lw ${{[0-9]+}}, 1f
|
|
; 16: b 2f
|
|
; 16: .align 2
|
|
; 16: 1: .word -1075344593
|
|
; 16: 2:
|
|
ret i32 0
|
|
}
|
|
|
|
declare i32 @printf(i8* nocapture, ...) nounwind
|