RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-19 02:52:53 +02:00
Code Issues Projects Releases Wiki Activity
30e53f607c
llvm-mirror/test
History
Sanjay Patel f1cc72d892 [InstCombine] reassociate sub+add to increase adds and throughput 
The -reassociate pass tends to transform this kind of pattern into
something that is worse for vectorization and codegen. See PR43953:
https://bugs.llvm.org/show_bug.cgi?id=43953

Follows-up the FP version of the same transform:
rGa0ce2338a083
2020-05-26 14:49:17 -04:00
..
Analysis [NFC][ARM][AArch64] More code size tests 2020-05-26 14:47:02 +01:00
Assembler AllocaInst should store Align instead of MaybeAlign. 2020-05-16 14:53:16 -07:00
Bindings
Bitcode StoreInst should store Align, not MaybeAlign 2020-05-15 12:26:58 -07:00
BugPoint
CodeGen [PowerPC] Add support for -mcpu=pwr10 in both clang and llvm 2020-05-26 13:48:22 -05:00
DebugInfo [DebugInfo] - Fix multiple issues in DWARFDebugFrame::parse(). 2020-05-26 12:13:13 +03:00
Demangle Give microsoftDemangle() an outparam for how many input bytes were consumed. 2020-05-20 16:17:31 -04:00
Examples
ExecutionEngine [FPEnv] Intrinsic llvm.roundeven 2020-05-26 19:24:58 +07:00
Feature StoreInst should store Align, not MaybeAlign 2020-05-15 12:26:58 -07:00
FileCheck Revert "[llvm][test] Add COM: directives before colon-less non-CHECKs in comments. NFC" 2020-05-22 05:36:15 -06:00
Instrumentation StoreInst should store Align, not MaybeAlign 2020-05-15 12:26:58 -07:00
Integer
JitListener
Linker
LTO Infer alignment of unmarked loads in IR/bitcode parsing. 2020-05-14 13:03:50 -07:00
MachineVerifier GlobalISel: Merge G_PTR_MASK with llvm.ptrmask intrinsic 2020-05-26 11:48:13 -04:00
MC [AMDGPU][MC][GFX8+] Enabled clamp for v_add_u16, v_sub_u16 and v_subrev_u16 2020-05-25 19:55:38 +03:00
Object [yaml2obj] - Stop using square brackets for unique suffixes. 2020-05-19 12:59:13 +03:00
ObjectYAML
Other [Pass Manager] remove EarlyCSE as clean-up for VectorCombine 2020-05-24 12:36:21 -04:00
Reduce
SafepointIRVerifier
Support On Windows, handle interrupt signals without crash message 2020-05-21 13:27:10 +01:00
SymbolRewriter
TableGen
ThinLTO/X86
tools [dsymutil] Escape CFBundleIdentifier in plist. 2020-05-26 09:38:32 -07:00
Transforms [InstCombine] reassociate sub+add to increase adds and throughput 2020-05-26 14:49:17 -04:00
Unit
Verifier Add verifier check that musttail and preallocated are not used together 2020-05-18 11:24:59 -07:00
YAMLParser
.clang-format
CMakeLists.txt
lit.cfg.py
lit.site.cfg.py.in
TestRunner.sh