| .. |
|
AsmParser
|
[RISCV] Don't parse 'vmsltu.vi v0, v1, 0' as 'vmsleu.vi v0, v1, -1'
|
2021-01-05 10:59:30 -08:00 |
|
Disassembler
|
[RISCV] Support Zfh half-precision floating-point extension.
|
2020-12-03 09:16:33 +08:00 |
|
MCTargetDesc
|
[RISCV] Remove unused method RISCVInstPrinter::printSImm5Plus1. NFC
|
2021-01-04 12:21:35 -08:00 |
|
TargetInfo
|
llvmbuildectomy - replace llvm-build by plain cmake
|
2020-11-13 10:35:24 +01:00 |
|
Utils
|
[RISCV] Don't use tail agnostic policy on instructions where destination is tied to source
|
2020-12-29 10:37:58 -08:00 |
|
CMakeLists.txt
|
[RISCV] Add a pass to remove duplicate VSETVLI instructions in a basic block.
|
2020-12-11 10:35:37 -08:00 |
|
RISCV.h
|
[RISCV] Add a pass to remove duplicate VSETVLI instructions in a basic block.
|
2020-12-11 10:35:37 -08:00 |
|
RISCV.td
|
[RISCV] V does not imply F.
|
2020-12-17 10:57:36 +08:00 |
|
RISCVAsmPrinter.cpp
|
|
|
|
RISCVCallingConv.td
|
|
|
|
RISCVCallLowering.cpp
|
[GlobalISel] Base implementation for sret demotion.
|
2021-01-06 10:30:50 +05:30 |
|
RISCVCallLowering.h
|
[GlobalISel] Base implementation for sret demotion.
|
2021-01-06 10:30:50 +05:30 |
|
RISCVCleanupVSETVLI.cpp
|
[RISCV] Add a pass to remove duplicate VSETVLI instructions in a basic block.
|
2020-12-11 10:35:37 -08:00 |
|
RISCVExpandAtomicPseudoInsts.cpp
|
|
|
|
RISCVExpandPseudoInsts.cpp
|
[RISCV] Define vmclr.m/vmset.m intrinsics.
|
2020-12-28 18:57:17 -08:00 |
|
RISCVFrameLowering.cpp
|
CodeGen: Use Register
|
2021-01-04 12:53:06 -05:00 |
|
RISCVFrameLowering.h
|
[SVE] Return StackOffset for TargetFrameLowering::getFrameIndexReference.
|
2020-11-05 11:02:18 +00:00 |
|
RISCVInstrFormats.td
|
[RISCV] Improve VMConstraint checking on more unary and nullary instructions.
|
2020-12-26 18:47:59 -08:00 |
|
RISCVInstrFormatsC.td
|
|
|
|
RISCVInstrFormatsV.td
|
|
|
|
RISCVInstrInfo.cpp
|
[Target] Use llvm::erase_if (NFC)
|
2020-12-20 17:43:22 -08:00 |
|
RISCVInstrInfo.h
|
[RISCV] Don't include CodeGen layer files in MC layer
|
2020-11-12 07:45:38 -08:00 |
|
RISCVInstrInfo.td
|
[RISCV] Move shift ComplexPatterns and custom isel to PatFrags with predicates
|
2021-01-05 11:37:48 -08:00 |
|
RISCVInstrInfoA.td
|
|
|
|
RISCVInstrInfoB.td
|
[RISCV] Move shift ComplexPatterns and custom isel to PatFrags with predicates
|
2021-01-05 11:37:48 -08:00 |
|
RISCVInstrInfoC.td
|
[RISCV] Add support for printing pcrel immediates as absolute addresses in llvm-objdump
|
2020-12-04 10:34:12 -08:00 |
|
RISCVInstrInfoD.td
|
[RISCV][LegalizeDAG] Expand SETO and SETUO comparisons. Teach LegalizeDAG to expand SETUO expansion when UNE isn't legal.
|
2020-12-10 09:15:52 -08:00 |
|
RISCVInstrInfoF.td
|
[RISCV][LegalizeDAG] Expand SETO and SETUO comparisons. Teach LegalizeDAG to expand SETUO expansion when UNE isn't legal.
|
2020-12-10 09:15:52 -08:00 |
|
RISCVInstrInfoM.td
|
[RISCV] Don't remove (and X, 0xffffffff) from inputs when matching RISCVISD::DIVUW/REMUW to 64-bit DIVU/REMU.
|
2020-11-26 23:15:41 -08:00 |
|
RISCVInstrInfoV.td
|
[RISCV] Don't parse 'vmsltu.vi v0, v1, 0' as 'vmsleu.vi v0, v1, -1'
|
2021-01-05 10:59:30 -08:00 |
|
RISCVInstrInfoVPseudos.td
|
[RISCV] Fix a few section number comments in RISCVInstrInfoVPseudos.td to match the V extension 1.0 draft spec. NFC
|
2021-01-06 16:38:30 -08:00 |
|
RISCVInstrInfoVSDPatterns.td
|
[RISCV] Add vector integer mul/mulh/div/rem ISel patterns
|
2021-01-06 09:24:07 +00:00 |
|
RISCVInstrInfoZfh.td
|
[RISCV][LegalizeDAG] Expand SETO and SETUO comparisons. Teach LegalizeDAG to expand SETUO expansion when UNE isn't legal.
|
2020-12-10 09:15:52 -08:00 |
|
RISCVInstructionSelector.cpp
|
|
|
|
RISCVISelDAGToDAG.cpp
|
[RISCV] Move shift ComplexPatterns and custom isel to PatFrags with predicates
|
2021-01-05 11:37:48 -08:00 |
|
RISCVISelDAGToDAG.h
|
[RISCV] Move shift ComplexPatterns and custom isel to PatFrags with predicates
|
2021-01-05 11:37:48 -08:00 |
|
RISCVISelLowering.cpp
|
[RISCV] Return a vXi1 vector type from getSetCCResultType if V extension is enabled.
|
2021-01-06 11:50:15 -08:00 |
|
RISCVISelLowering.h
|
[RISCV] Add ISel support for RVV vector/scalar forms
|
2020-12-23 20:16:18 +00:00 |
|
RISCVLegalizerInfo.cpp
|
|
|
|
RISCVLegalizerInfo.h
|
|
|
|
RISCVMachineFunctionInfo.h
|
|
|
|
RISCVMCInstLower.cpp
|
[RISCV] Basic jump table lowering
|
2020-12-22 15:05:54 +00:00 |
|
RISCVMergeBaseOffset.cpp
|
[RISCV] Support Zfh half-precision floating-point extension.
|
2020-12-03 09:16:33 +08:00 |
|
RISCVRegisterBankInfo.cpp
|
|
|
|
RISCVRegisterBankInfo.h
|
|
|
|
RISCVRegisterBanks.td
|
|
|
|
RISCVRegisterInfo.cpp
|
[RISCV] Define the remaining vector fixed-point arithmetic intrinsics.
|
2020-12-20 22:57:07 -08:00 |
|
RISCVRegisterInfo.h
|
|
|
|
RISCVRegisterInfo.td
|
[RISCV] Define the remaining vector fixed-point arithmetic intrinsics.
|
2020-12-20 22:57:07 -08:00 |
|
RISCVSchedRocket.td
|
|
|
|
RISCVSchedSiFive7.td
|
|
|
|
RISCVSchedule.td
|
|
|
|
RISCVSubtarget.cpp
|
|
|
|
RISCVSubtarget.h
|
[RISCV] Support Zfh half-precision floating-point extension.
|
2020-12-03 09:16:33 +08:00 |
|
RISCVSystemOperands.td
|
|
|
|
RISCVTargetMachine.cpp
|
[RISCV] Address clang-tidy warnings in RISCVTargetMachine. NFC.
|
2020-12-18 21:50:55 +00:00 |
|
RISCVTargetMachine.h
|
[RISCV] Address clang-tidy warnings in RISCVTargetMachine. NFC.
|
2020-12-18 21:50:55 +00:00 |
|
RISCVTargetObjectFile.cpp
|
|
|
|
RISCVTargetObjectFile.h
|
|
|
|
RISCVTargetTransformInfo.cpp
|
|
|
|
RISCVTargetTransformInfo.h
|
|
|
