mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-22 04:22:57 +02:00
2d9d4134d1
Also bringing ARMRegisterBankInfo::getRegBankFromRegClass implementation up to speed with the *.td-definition. Reviewed By: qcolombet Differential Revision: https://reviews.llvm.org/D43982 llvm-svn: 333056
15 lines
549 B
TableGen
15 lines
549 B
TableGen
//=- ARMRegisterBank.td - Describe the AArch64 Banks ---------*- tablegen -*-=//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
def GPRRegBank : RegisterBank<"GPRB", [GPR, GPRwithAPSR]>;
|
|
def FPRRegBank : RegisterBank<"FPRB", [HPR, SPR, DPR, QPR]>;
|