mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-24 05:23:45 +02:00
76aeb9f378
Summary: Previously, it returned the GPR16MMRegClass for all instructions which was incorrect for instructions like lwsp/lwgp and unnecesarily restricted the permitted registers for instructions like lw32. This fixes quite a few of the -verify-machineinstrs errors reported in PR27458. I've only added -verify-machineinstrs to one test in this change since I understand there is a plan to enable the verifier by default. Reviewers: hvarga, zbuljan, zoran.jovanovic, sdardis Subscribers: dsanders, llvm-commits, sdardis Differential Revision: http://reviews.llvm.org/D19873 llvm-svn: 268918
83 lines
2.8 KiB
C++
83 lines
2.8 KiB
C++
//===-- MipsRegisterInfo.h - Mips Register Information Impl -----*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file contains the Mips implementation of the TargetRegisterInfo class.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_LIB_TARGET_MIPS_MIPSREGISTERINFO_H
|
|
#define LLVM_LIB_TARGET_MIPS_MIPSREGISTERINFO_H
|
|
|
|
#include "Mips.h"
|
|
#include "llvm/Target/TargetRegisterInfo.h"
|
|
|
|
#define GET_REGINFO_HEADER
|
|
#include "MipsGenRegisterInfo.inc"
|
|
|
|
namespace llvm {
|
|
class MipsRegisterInfo : public MipsGenRegisterInfo {
|
|
public:
|
|
enum class MipsPtrClass {
|
|
/// The default register class for integer values.
|
|
Default = 0,
|
|
/// The subset of registers permitted in certain microMIPS instructions
|
|
/// such as lw16.
|
|
GPR16MM = 1,
|
|
/// The stack pointer only.
|
|
StackPointer = 2,
|
|
/// The global pointer only.
|
|
GlobalPointer = 3,
|
|
};
|
|
|
|
MipsRegisterInfo();
|
|
|
|
/// Get PIC indirect call register
|
|
static unsigned getPICCallReg();
|
|
|
|
/// Code Generation virtual methods...
|
|
const TargetRegisterClass *getPointerRegClass(const MachineFunction &MF,
|
|
unsigned Kind) const override;
|
|
|
|
unsigned getRegPressureLimit(const TargetRegisterClass *RC,
|
|
MachineFunction &MF) const override;
|
|
const MCPhysReg *getCalleeSavedRegs(const MachineFunction *MF) const override;
|
|
const uint32_t *getCallPreservedMask(const MachineFunction &MF,
|
|
CallingConv::ID) const override;
|
|
static const uint32_t *getMips16RetHelperMask();
|
|
|
|
BitVector getReservedRegs(const MachineFunction &MF) const override;
|
|
|
|
bool requiresRegisterScavenging(const MachineFunction &MF) const override;
|
|
|
|
bool trackLivenessAfterRegAlloc(const MachineFunction &MF) const override;
|
|
|
|
/// Stack Frame Processing Methods
|
|
void eliminateFrameIndex(MachineBasicBlock::iterator II,
|
|
int SPAdj, unsigned FIOperandNum,
|
|
RegScavenger *RS = nullptr) const override;
|
|
|
|
// Stack realignment queries.
|
|
bool canRealignStack(const MachineFunction &MF) const override;
|
|
|
|
/// Debug information queries.
|
|
unsigned getFrameRegister(const MachineFunction &MF) const override;
|
|
|
|
/// \brief Return GPR register class.
|
|
virtual const TargetRegisterClass *intRegClass(unsigned Size) const = 0;
|
|
|
|
private:
|
|
virtual void eliminateFI(MachineBasicBlock::iterator II, unsigned OpNo,
|
|
int FrameIndex, uint64_t StackSize,
|
|
int64_t SPOffset) const = 0;
|
|
};
|
|
|
|
} // end namespace llvm
|
|
|
|
#endif
|