1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-26 12:43:36 +01:00
llvm-mirror/include/llvm/Target
Jessica Paquette 852a8449e7 [GlobalISel][AArch64] Combine and (lshr x, cst), mask -> ubfx x, cst, width
Also add a target hook which allows us to get around custom legalization on
AArch64.

Differential Revision: https://reviews.llvm.org/D99283
2021-06-01 10:56:17 -07:00
..
GlobalISel [GlobalISel][AArch64] Combine and (lshr x, cst), mask -> ubfx x, cst, width 2021-06-01 10:56:17 -07:00
CGPassBuilderOption.h [llvm, clang] Remove stdlib includes from .h files without std:: 2021-04-27 12:41:39 -04:00
CodeGenCWrappers.h
GenericOpcodes.td [GlobalISel] Allow different types for G_SBFX and G_UBFX operands 2021-04-02 11:11:06 -04:00
Target.td [DebugInstrRef][1/3] Track PHI values through register allocation 2021-05-26 20:24:00 +01:00
TargetCallingConv.td IR+AArch64: add a "swiftasync" argument attribute. 2021-05-14 11:43:58 +01:00
TargetInstrPredicate.td [TableGen] Clean up Target .td include files 2020-11-17 09:45:14 -05:00
TargetIntrinsicInfo.h
TargetItinerary.td [TableGen] Clean up Target .td include files 2020-11-17 09:45:14 -05:00
TargetLoweringObjectFile.h Basic block sections should enable function sections implicitly. 2021-02-16 16:27:16 -08:00
TargetMachine.h [NewPM] Hide pass manager debug logging behind -debug-pass-manager-verbose 2021-05-07 21:51:47 -07:00
TargetOptions.h [IR] make stack-protector-guard-* flags into module attrs 2021-05-21 15:53:30 -07:00
TargetPfmCounters.td [TableGen] Clean up Target .td include files 2020-11-17 09:45:14 -05:00
TargetSchedule.td [TableGen] Remove unneeded forward defs. NFC. 2021-05-14 12:36:20 +01:00
TargetSelectionDAG.td [AArch64][GlobalISel] Support truncstorei8/i16 w/ combine to form truncating G_STOREs. 2021-05-11 11:33:03 -07:00