mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-21 12:02:58 +02:00
702277f07f
Replace spills to memory with spills to registers, if possible. This applies mostly to predicate registers (both scalar and vector), since they are very limited in number. A spill of a predicate register may happen even if there is a general-purpose register available. In cases like this the stack spill/reload may be eliminated completely. This optimization will consider all stack objects, regardless of where they came from and try to match the live range of the stack slot with a dead range of a register from an appropriate register class. llvm-svn: 260758
50 lines
1.5 KiB
LLVM
50 lines
1.5 KiB
LLVM
; Check that a callee-saved register will be saved correctly if
|
|
; the predicate-to-GPR spilling code uses it.
|
|
;
|
|
; RUN: llc -march=hexagon < %s | FileCheck %s
|
|
;
|
|
; We expect to spill p0 into a general-purpose register and keep it there,
|
|
; without adding an extra spill of that register.
|
|
;
|
|
; CHECK: PredSpill:
|
|
; CHECK: memd(r29{{.*}}) = r17:16
|
|
; CHECK-DAG: r{{[0-9]+}} = p0
|
|
; CHECK-DAG: p0 = r{{[0-9]+}}
|
|
; CHECK-NOT: = memw(r29
|
|
;
|
|
|
|
define void @PredSpill() {
|
|
entry:
|
|
br i1 undef, label %if.then, label %if.else.14
|
|
|
|
if.then: ; preds = %entry
|
|
br i1 undef, label %if.end.57, label %if.else
|
|
|
|
if.else: ; preds = %if.then
|
|
unreachable
|
|
|
|
if.else.14: ; preds = %entry
|
|
br i1 undef, label %if.then.17, label %if.end.57
|
|
|
|
if.then.17: ; preds = %if.else.14
|
|
br i1 undef, label %if.end.57, label %if.then.20
|
|
|
|
if.then.20: ; preds = %if.then.17
|
|
%call21 = tail call i32 @myfun()
|
|
%tobool22 = icmp eq i32 %call21, 0
|
|
%0 = tail call i32 @myfun()
|
|
br i1 %tobool22, label %if.else.42, label %if.then.23
|
|
|
|
if.then.23: ; preds = %if.then.20
|
|
unreachable
|
|
|
|
if.else.42: ; preds = %if.then.20
|
|
ret void
|
|
|
|
if.end.57: ; preds = %if.then.17, %if.else.14, %if.then
|
|
ret void
|
|
}
|
|
|
|
declare i32 @myfun()
|
|
|