1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-20 03:23:01 +02:00
llvm-mirror/include/llvm/Target
Craig Topper eee28696cb [SelectionDAG] Remove masked_gather/scatter from TargetSelectionDAG.td.
These aren't used in tree and the number of operands in the type profile is wrong. X86 uses its own ISD opcode and type profile after op legalization.

llvm-svn: 340899
2018-08-29 04:45:33 +00:00
..
GlobalISel Revert "Revert rr340111 "[GISel]: Add Legalization/lowering code for bit counting operations"" 2018-08-21 17:30:31 +00:00
CodeGenCWrappers.h [AArch64] Add Tiny Code Model for AArch64 2018-08-22 11:31:39 +00:00
GenericOpcodes.td [GISel]: Add missing opcodes for overflow intrinsics 2018-08-28 18:54:10 +00:00
Target.td [WebAssembly] Add isEHScopeReturn instruction property 2018-08-21 19:44:11 +00:00
TargetCallingConv.td Remove trailing space 2018-07-30 19:41:25 +00:00
TargetInstrPredicate.td [Tablegen][MCInstPredicate] Removed redundant template argument from class TIIPredicate, and implemented verification rules for TIIPredicates. 2018-08-14 18:36:54 +00:00
TargetIntrinsicInfo.h
TargetItinerary.td [NFC] Fix comment of class InstrStage 2018-02-12 15:02:49 +00:00
TargetLoweringObjectFile.h [MC] Move EH DWARF encodings from MC to CodeGen, NFC 2018-08-09 22:24:04 +00:00
TargetMachine.h [CodeGen] Fix inconsistent declaration parameter name 2018-07-16 18:51:40 +00:00
TargetOptions.h CodeGen: Add a target option for emitting .addrsig directives for all address-significant symbols. 2018-07-17 22:40:08 +00:00
TargetSchedule.td [Tablegen][SubtargetEmitter] Improve expansion of predicates of a variant scheduling class. 2018-08-13 11:09:04 +00:00
TargetSelectionDAG.td [SelectionDAG] Remove masked_gather/scatter from TargetSelectionDAG.td. 2018-08-29 04:45:33 +00:00