1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-22 20:43:44 +02:00
llvm-mirror/test/CodeGen
Simon Pilgrim 442bdb683b [X86][AVX] Bad v4f64/v4i64 '1z3z' shuffle test case
This lowers to SHUFPD if the input is zeroinitializer but not with a demanded elts optimized build vector.

llvm-svn: 291924
2017-01-13 18:23:47 +00:00
..
AArch64 Revert "CodeGen: Allow small copyable blocks to "break" the CFG." 2017-01-11 19:55:19 +00:00
AMDGPU AMDGPU: Skip fneg/select combine if it can fold into other 2017-01-12 18:58:15 +00:00
ARM Revert "CodeGen: Allow small copyable blocks to "break" the CFG." 2017-01-11 19:55:19 +00:00
AVR [AVR] Implement TargetLoweing::getRegisterByName 2017-01-07 23:39:47 +00:00
BPF Renumber testcase metadata nodes after r290153. 2016-12-22 00:45:21 +00:00
Generic Track validity of pass results 2017-01-13 06:09:54 +00:00
Hexagon Fix two bugs in the pipeliner in renaming phis in the prolog and epilog 2016-12-22 18:49:55 +00:00
Inputs
Lanai
Mips Track validity of pass results 2017-01-13 06:09:54 +00:00
MIR [AArch64] Fold some filled/spilled subreg COPYs 2017-01-05 21:51:42 +00:00
MSP430
NVPTX [TM] Restore default TargetOptions in TargetMachine::resetTargetOptions. 2017-01-10 23:43:04 +00:00
PowerPC Revert "CodeGen: Allow small copyable blocks to "break" the CFG." 2017-01-11 19:55:19 +00:00
SPARC Revert "CodeGen: Allow small copyable blocks to "break" the CFG." 2017-01-11 19:55:19 +00:00
SystemZ Revert "CodeGen: Allow small copyable blocks to "break" the CFG." 2017-01-11 19:55:19 +00:00
Thumb Revert "CodeGen: Allow small copyable blocks to "break" the CFG." 2017-01-11 19:55:19 +00:00
Thumb2 ARM: match GCC's behaviour for builtins 2017-01-13 16:25:33 +00:00
WebAssembly Revert "CodeGen: Allow small copyable blocks to "break" the CFG." 2017-01-11 19:55:19 +00:00
WinEH
X86 [X86][AVX] Bad v4f64/v4i64 '1z3z' shuffle test case 2017-01-13 18:23:47 +00:00
XCore