1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-31 07:52:55 +01:00
llvm-mirror/test/CodeGen/CellSPU/fcmp32.ll
Kalle Raiskila b017eaea7b Allow for 'fcmp ogt' in SPU.
Fix by Visa Putkinen!

llvm-svn: 120090
2010-11-24 11:42:17 +00:00

37 lines
771 B
LLVM

; RUN: llc --march=cellspu %s -o - | FileCheck %s
; Exercise the floating point comparison operators for f32:
declare double @fabs(double)
declare float @fabsf(float)
define i1 @fcmp_eq(float %arg1, float %arg2) {
; CHECK: fceq
; CHECK: bi $lr
%A = fcmp oeq float %arg1, %arg2
ret i1 %A
}
define i1 @fcmp_mag_eq(float %arg1, float %arg2) {
; CHECK: fcmeq
; CHECK: bi $lr
%1 = call float @fabsf(float %arg1)
%2 = call float @fabsf(float %arg2)
%3 = fcmp oeq float %1, %2
ret i1 %3
}
define i1 @test_ogt(float %a, float %b) {
; CHECK: fcgt
; CHECK: bi $lr
%cmp = fcmp ogt float %a, %b
ret i1 %cmp
}
define i1 @test_ugt(float %a, float %b) {
; CHECK: fcgt
; CHECK: bi $lr
%cmp = fcmp ugt float %a, %b
ret i1 %cmp
}