1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-26 04:32:44 +01:00
llvm-mirror/test/CodeGen
Matt Arsenault 4c16866a59 OpaquePtr: Require byval on x86_intrcc parameter 0
Currently the backend special cases x86_intrcc and treats the first
parameter as byval. Make the IR require byval for this parameter to
remove this special case, and avoid the dependence on the pointee
element type.

Fixes bug 46672.

I'm not sure the IR is enforcing all the calling convention
constraints. clang seems to ignore the attribute for empty parameter
lists, but the IR tolerates it.
2020-12-14 16:34:37 -05:00
..
AArch64 [SVE][CodeGen] Lower scalable floating-point vector reductions 2020-12-14 11:45:42 +00:00
AMDGPU [amdgpu] Fix a crash case when V_CNDMASK could be simplified. 2020-12-14 13:08:13 -05:00
ARC
ARM
AVR
BPF
Generic
Hexagon [Hexagon] Create vector masks for scalar loads/stores 2020-12-12 11:12:17 -06:00
Inputs
Lanai
Mips
MIR [YAML] Use correct source location for unknown key errors. 2020-12-11 16:34:06 +00:00
MSP430
NVPTX
PowerPC [PowerPC] Restore stack ptr from frame ptr with setjmp 2020-12-14 11:34:16 -06:00
RISCV [RISCV] Add a pass to remove duplicate VSETVLI instructions in a basic block. 2020-12-11 10:35:37 -08:00
SPARC
SystemZ [SystemZ] Improve handling of backchain offset. 2020-12-14 12:39:38 -06:00
Thumb
Thumb2 [NFCI][Thumb2] Regenerate MVE tests i missed in 59560e85897afc50090b6c3d920bacfd28b49d06 2020-12-14 21:01:00 +03:00
VE [VE] Add logical mask intrinsic instructions 2020-12-15 01:34:31 +09:00
WebAssembly
WinCFGuard
WinEH
X86 OpaquePtr: Require byval on x86_intrcc parameter 0 2020-12-14 16:34:37 -05:00
XCore