mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-20 19:42:54 +02:00
5b6f2d0cd7
Uses a Custom implementation because the slot sizes being a multiple of the pointer size isn't really universal, even for the architectures that do have a simple "void *" va_list. llvm-svn: 295255
38 lines
1.2 KiB
C++
38 lines
1.2 KiB
C++
//===- AArch64LegalizerInfo --------------------------------------*- C++ -*-==//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
/// \file
|
|
/// This file declares the targeting of the Machinelegalizer class for
|
|
/// AArch64.
|
|
/// \todo This should be generated by TableGen.
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_LIB_TARGET_AARCH64_AARCH64MACHINELEGALIZER_H
|
|
#define LLVM_LIB_TARGET_AARCH64_AARCH64MACHINELEGALIZER_H
|
|
|
|
#include "llvm/CodeGen/GlobalISel/LegalizerInfo.h"
|
|
|
|
namespace llvm {
|
|
|
|
class LLVMContext;
|
|
|
|
/// This class provides the information for the target register banks.
|
|
class AArch64LegalizerInfo : public LegalizerInfo {
|
|
public:
|
|
AArch64LegalizerInfo();
|
|
|
|
bool legalizeCustom(MachineInstr &MI, MachineRegisterInfo &MRI,
|
|
MachineIRBuilder &MIRBuilder) const override;
|
|
|
|
private:
|
|
bool legalizeVaArg(MachineInstr &MI, MachineRegisterInfo &MRI,
|
|
MachineIRBuilder &MIRBuilder) const;
|
|
};
|
|
} // End llvm namespace.
|
|
#endif
|