1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-22 18:54:02 +01:00
llvm-mirror/test/CodeGen/MIR/AArch64
Matt Arsenault cc12b285b6 CodeGen: Print/parse LLTs in MachineMemOperands
This will currently accept the old number of bytes syntax, and convert
it to a scalar. This should be removed in the near future (I think I
converted all of the tests already, but likely missed a few).

Not sure what the exact syntax and policy should be. We can continue
printing the number of bytes for non-generic instructions to avoid
test churn and only allow non-scalar types for generic instructions.

This will currently print the LLT in parentheses, but accept parsing
the existing integers and implicitly converting to scalar. The
parentheses are a bit ugly, but the parser logic seems unable to deal
without either parentheses or some keyword to indicate the start of a
type.
2021-06-30 16:54:13 -04:00
..
addrspace-memoperands.mir CodeGen: Print/parse LLTs in MachineMemOperands 2021-06-30 16:54:13 -04:00
atomic-memoperands.mir CodeGen: Print/parse LLTs in MachineMemOperands 2021-06-30 16:54:13 -04:00
base-memoperands.mir CodeGen: Print/parse LLTs in MachineMemOperands 2021-06-30 16:54:13 -04:00
cfi.mir Implement DW_CFA_LLVM_* for Heterogeneous Debugging 2021-06-14 08:51:50 +05:30
empty-MF.mir
expected-target-flag-name.mir
function-info-noredzone-present.mir
generic-virtual-registers-error.mir
generic-virtual-registers-with-regbank-error.mir
intrinsics.mir
invalid-target-flag-name.mir
invalid-target-memoperands.mir
lit.local.cfg
machine-metadata-error.mir [MIRParser] Add machine metadata. 2021-06-28 22:29:36 -04:00
machine-metadata.mir CodeGen: Print/parse LLTs in MachineMemOperands 2021-06-30 16:54:13 -04:00
mir-canon-constant-pool-hash.mir
mir-canon-jump-table.mir
mirCanonCopyCopyProp.mir CodeGen: Print/parse LLTs in MachineMemOperands 2021-06-30 16:54:13 -04:00
mirCanonIdempotent.mir CodeGen: Print/parse LLTs in MachineMemOperands 2021-06-30 16:54:13 -04:00
mirnamer.mir CodeGen: Print/parse LLTs in MachineMemOperands 2021-06-30 16:54:13 -04:00
multiple-lhs-operands.mir
namedvregs.mir
parse-low-level-type-invalid0.mir
parse-low-level-type-invalid1.mir
parse-low-level-type-invalid2.mir
parse-low-level-type-invalid3.mir
parse-low-level-type-invalid4.mir
parse-low-level-type-invalid5.mir
parse-low-level-type-invalid6.mir
parse-low-level-type-invalid7.mir
parse-low-level-type-invalid8.mir
parse-low-level-type-invalid9.mir
parse-low-level-type-invalid10.mir
parse-shufflemask-invalid0.mir
parse-shufflemask-invalid1.mir
parse-shufflemask-invalid2.mir
parse-shufflemask-invalid3.mir
parse-shufflemask.mir
print-parse-overloaded-intrinsics.mir
print-parse-vector-of-pointers-llt.mir
print-parse-verify-failedISel-property.mir
register-operand-bank.mir
return-address-signing.mir
stack-object-local-offset.mir CodeGen: Print/parse LLTs in MachineMemOperands 2021-06-30 16:54:13 -04:00
swp.mir CodeGen: Print/parse LLTs in MachineMemOperands 2021-06-30 16:54:13 -04:00
target-flags.mir
target-memoperands.mir CodeGen: Print/parse LLTs in MachineMemOperands 2021-06-30 16:54:13 -04:00
unnamed-stack.ll